

# Power MOSFETs

IGBTs/Ultrafast Rectifiers

Intelligent Discretes

Intelligent Power



**HARRIS**  
SEMICONDUCTOR



## HARRIS SEMICONDUCTOR POWER MOSFET PRODUCTS

This MOSFET databook offers an extensive line of power MOSFET products for use in a wide range of consumer, industrial and high-reliability applications. This databook contains detailed technical information on the broad line of more than 1000 power MOSFETs, including standard power MOSFETs (the popular RF-series types, the IRF-series of industry replacement types, and JEDEC types), MegaFETs, logic-level power MOSFETs (L<sup>2</sup>FETs), ruggedized power MOSFETs, enhancement-mode insulated gate bipolar transistors (IGBTs), advanced discrete, high-reliability and radiation-hardened power MOSFETs.

The databook is divided into fifteen major sections. Section 1 includes a complete index of types and industry replacement guides. Brief profiles of the various product categories are then presented.

Separate data sections provide definitive ratings and characteristics for each major category of devices. Data pages for individual devices are organized in numeric-alphanumerical sequence for each section. Because some devices are grouped together to show similarity of function or data, some individual types numbers may be out of sequence. If you have difficulty finding a type number check the Index of Devices, Section 1.

For complete, current and detailed technical specifications on any Harris device please contact the nearest Harris sales, representative or distributor office see complete worldwide listing in Section 15, page 15-1.

For general information regarding Harris Semiconductor and its products,  
call 1-800-4-HARRIS

### U.S. HEADQUARTERS

Harris Semiconductor  
1301 Woody Burke Road  
Melbourne, Florida 32902  
TEL: (407) 724-3000

### SOUTH ASIA

Harris Semiconductor H.K. Ltd  
13/F Fourseas Building  
208-212 Nathan Road  
Tsimshatsui, Kowloon  
Hong Kong  
TEL: (852) 723-6339

### EUROPEAN HEADQUARTERS

Harris Semiconductor  
Mercure Centre  
100, Rue de la Fusse  
1130 Brussels, Belgium  
TEL: (32) 2 246 21 11

### NORTH ASIA

Harris K.K.  
Shinjuku NS Bldg. Box 6153  
2-4-1 Nishi-Shinjuku  
Shinjuku-Ku, Tokyo 163-08 Japan  
TEL: 81-3-3345-8911

See our  
specs in **CAPS**



*Harris Semiconductor products are sold by description only. All specifications in this product guide are applicable only to packaged products; specifications for die are available upon request. Harris reserves the right to make changes in circuit design, specifications and other information at any time without prior notice. Accordingly, the reader is cautioned to verify that information in this publication is current before placing orders. Reference to products of other manufacturers are solely for convenience of comparison and do not imply total equivalency of design, performance, or otherwise.*



# POWER MOSFETS

FOR COMMERCIAL AND HIGH RELIABILITY APPLICATIONS

General Information	1
Industry Replacement Guide	2
Product Profiles	3
N-Channel Power MOSFETs	4
P-Channel Power MOSFETs	5
Logic Level Power MOSFETs	6
Insulated Gate Bipolar Transistors	7
Intelligent Discretes	8
Military and Rad-Hardened Power MOSFETs	9
Preview Products	10
Power Drivers and Switches	11
Ultra-Fast Rectifiers	12
Application Notes	13
Dimensional Outlines and Mounting Hardware	14
Sales Office Information	15



## POWER MOSFETs PRODUCTS TECHNICAL ASSISTANCE

For technical assistance on the Harris products listed in this databook, please contact the Field Applications Engineering staff available at one of the following Harris Sales Offices:

---

### UNITED STATES

---

CALIFORNIA	Costa Mesa .....	714-433-0667
	San Jose .....	408-922-0977
	Woodland Hills .....	818-992-0686
FLORIDA	Melbourne .....	407-724-3551
GEORGIA	Norcross .....	404-447-9022
ILLINOIS	Schaumburg .....	708-240-3499
MASSACHUSETTS	Burlington .....	617-221-1850
NEW JERSEY	Mt. Laurel .....	609-727-1909
NEW YORK	Great Neck .....	516-829-9441
TEXAS	Dallas .....	214-733-0800

---

### INTERNATIONAL

---

FRANCE	Paris .....	33-1-346-54046
GERMANY	Munich .....	49-8-963-8130
HONG KONG	Kowloon .....	852-723-6339
ITALY	Milano .....	39-2-262-22141
JAPAN	Tokyo .....	81-3-345-8911
KOREA	Seoul .....	82-2-551-0931
UNITED KINGDOM	Camberley .....	44-2-766-86886

# POWER MOSFETS

# 1

## GENERAL INFORMATION

	PAGE
ALPHA NUMERIC PRODUCT INDEX .....	1-2
PRODUCT INDEX BY FAMILY .....	1-21
INSULATED GATE BIPOLAR TRANSISTORS .....	1-21
INTELLIGENT DISCRETES .....	1-22
LOGIC LEVEL POWER MOSFETS .....	1-22
N-CHANNEL POWER MOSFETS .....	1-23
P-CHANNEL POWER MOSFETS .....	1-28
POWER DRIVERS AND SWITCHES .....	1-29
PREVIEW PRODUCTS .....	1-30
ULTRA-FAST RECTIFIERS .....	1-30

1

GENERAL  
INFORMATION



# ALPHA NUMERIC PRODUCT INDEX

	PAGE
2N6755	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-5
2N6756	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-5
2N6757	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-9
2N6758	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-9
2N6759	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-13
2N6760	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-13
2N6761	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-17
2N6762	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-17
2N6763	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . . 4-21
2N6764	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . . 4-21
2N6765	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-25
2N6766	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-25
2N6767	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . . 4-29
2N6768	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . . 4-29
2N6769	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . . 4-33
2N6770	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . . 4-33
2N6782	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 4-37
2N6784	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . . 4-42
2N6786	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . . 4-47
2N6788	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 4-52
2N6790	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . . 4-57
2N6792	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . . 4-62
2N6794	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . . 4-67
2N6796	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 4-72
2N6798	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . . 4-77
2N6800	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . . 4-82
2N6802	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . . 4-87
2N6804	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-3
2N6849	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-8
2N6851	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-13
2N6895	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . . 5-18
2N6896	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . . 5-22
2N6897	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . . 5-26
2N6898	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . . 5-30
2N6901	N-Channel Logic Level Power MOS Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-3
2N6902	N-Channel Logic Level Power MOS Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-7
2N6903	N-Channel Logic Level Power MOS Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-11
2N6904	N-Channel Logic Level Power MOS Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-15
2N6975	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . . 7-5
2N6976	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . . 7-5
2N6977	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . . 7-5
2N6978	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . . 7-5
BUZ11	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 4-92
BUZ20	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 4-96
BUZ21	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 4-100
BUZ32	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 4-105
BUZ351	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 4-110
BUZ41A	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 4-114
BUZ42	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 4-118
BUZ45	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 4-123
BUZ45A	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 4-127
BUZ45B	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 4-131
BUZ60	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 4-135
BUZ60B	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 4-139
BUZ71	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 4-143
BUZ71A	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 4-148

## ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
BUZ72A	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-153
BUZ73A	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-157
BUZ76	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-161
BUZ76A	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-165
CA3169	Solenoid and Motor Driver (1/2 H Driver) . . . . .	11-3
CA3242	Quad-Gated Inverting Power Driver For Interfacing Low-Level Logic to High Current Load . . . . .	11-8
CA3262	Quad-Gated Inverting Power Driver . . . . .	11-12
CA3272	Quad-Gated Inverting Power Driver With Fault Mode Diagnostic Flag Output . . . . .	11-17
CA3273	High-Side Driver . . . . .	11-21
CA3274	Current Limiting Power Switch With Current Limiter Sense Flag . . . . .	11-24
CA3275	Dual-H Driver . . . . .	11-28
CA3282	CMOS Octal Serial Solenoid Driver . . . . .	11-32
CA3292	Quad-Gated Inverting Power Driver With Fault Mode Diagnostic Flag Output . . . . .	11-38
HGTA32N60E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-87
HGTB12N60D1C	Current Sensing N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	8-3
HGTD6N40E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-9
HGTD6N40E1S	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-9
HGTD6N50E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-9
HGTD6N50E1S	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-9
HGTD10N40F1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-18
HGTD10N40F1S	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-18
HGTD10N50F1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-18
HGTD10N50F1S	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-18
HGTG12N60D1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with . . . . .	7-42
	Anti-Parallel Ultra-Fast Diode	
HGTG20N50C1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with . . . . .	7-65
	Anti-Parallel Ultra-Fast Diode	
HGTG20N100D2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-70
HGTG24N60D1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-74
HGTG24N60D1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with . . . . .	7-78
	Anti-Parallel Ultra-Fast Diode	
HGTG30N120E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	10-3
HGTG32N60E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-91
HGTG34N100E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-95
HGTH12N40C1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-22
HGTH12N40E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-22
HGTH12N50C1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-22
HGTH12N50E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-22
HGTH12N40C1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with . . . . .	7-37
	Anti-Parallel Ultra-Fast Diode	
HGTH12N40E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with . . . . .	7-37
	Anti-Parallel Ultra-Fast Diode	
HGTH12N50C1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with . . . . .	7-37
	Anti-Parallel Ultra-Fast Diode	
HGTH12N50E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with . . . . .	7-37
	Anti-Parallel Ultra-Fast Diode	
HGTH20N40C1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-55
HGTH20N40E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-55
HGTH20N50C1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-55
HGTH20N50E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . .	7-55
HGTH20N40C1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with . . . . .	7-60
	Anti-Parallel Ultra-Fast Diode	
HGTH20N40E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with . . . . .	7-60
	Anti-Parallel Ultra-Fast Diode	
HGTH20N50C1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with . . . . .	7-60
	Anti-Parallel Ultra-Fast Diode	

**1**  
 GENERAL  
 INFORMATION



## ALPHA NUMERIC PRODUCT INDEX (Continued)

	PAGE
HGTH20N50E1D	7-60
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTM12N40C1	7-22
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTM12N40E1	7-22
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTM12N50C1	7-22
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTM12N50E1	7-22
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTM12N60D1	7-47
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTM20N40C1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTM20N40E1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTM20N50C1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTM20N50E1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTM24N60D1	7-83
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTP6N40E1D	7-13
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTP6N50E1D	7-13
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTP10N40C1	7-22
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTP10N40E1	7-22
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTP10N50C1	7-22
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTP10N50E1	7-22
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTP10N40C1D	7-27
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTP10N40E1D	7-27
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTP10N50C1D	7-27
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTP10N50E1D	7-27
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTP10N40F1D	7-32
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTP10N50F1D	7-32
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTP12N60D1	7-51
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTP15N40C1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTP15N40E1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTP15N50C1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTP15N50E1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HIP0080	11-41
Quad Inverting Power Driver With Diagnostic Interface	
HIP0081	11-41
Quad Inverting Power Driver With Diagnostic Interface	
HIP1030	11-46
1A High Side Driver With Over-Load Protection	
HIP2500	11-48
Half-Bridge 500V <sub>DC</sub> Driver	
HIP4010	11-51
Power H-Switch	
HIP4011	11-54
Three-Phase Brushless DC Motor Controller	
HIP4080	11-57
High Frequency H-Bridge Driver	
HV400	11-61
High Current MOSFET Driver	
ICL7667	11-72
Dual Power MOSFET Driver	
IRF120	4-169
N-Channel Enhancement-Mode Power Field-Effect Transistors	
IIRF121	4-169
N-Channel Enhancement-Mode Power Field-Effect Transistors	
IRF122	4-169
N-Channel Enhancement-Mode Power Field-Effect Transistors	
IRF123	4-169
N-Channel Enhancement-Mode Power Field-Effect Transistors	
IRF130	4-174
N-Channel Power MOSFETs Avalanche Energy Rated*	
IRF130R	4-174
N-Channel Power MOSFETs Avalanche Energy Rated*	
IRF131	4-174
N-Channel Power MOSFETs Avalanche Energy Rated*	
IRF131R	4-174
N-Channel Power MOSFETs Avalanche Energy Rated*	
IRF132	4-174
N-Channel Power MOSFETs Avalanche Energy Rated*	
IRF132R	4-174
N-Channel Power MOSFETs Avalanche Energy Rated*	

\* R Suffix Types Only

# ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
IRF133	N-Channel Power MOSFETs Avalanche Energy Rated*	4-174
IRF133R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-174
IRF140	N-Channel Power MOSFETs Avalanche Energy Rated*	4-179
IRF140R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-179
IRF141	N-Channel Power MOSFETs Avalanche Energy Rated*	4-179
IRF141R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-179
IRF142	N-Channel Power MOSFETs Avalanche Energy Rated*	4-179
IRF142R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-179
IRF143	N-Channel Power MOSFETs Avalanche Energy Rated*	4-179
IRF143R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-179
IRF150	N-Channel Power MOSFETs Avalanche Energy Rated*	4-184
IRF150R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-184
IRF151	N-Channel Power MOSFETs Avalanche Energy Rated*	4-184
IRF151R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-184
IRF152	N-Channel Power MOSFETs Avalanche Energy Rated*	4-184
IRF152R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-184
IRF153	N-Channel Power MOSFETs Avalanche Energy Rated*	4-184
IRF153R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-184
IRF220	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-189
IRF221	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-189
IRF222	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-189
IRF223	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-189
IRF230	N-Channel Power MOSFETs Avalanche Energy Rated*	4-194
IRF230R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-194
IRF231	N-Channel Power MOSFETs Avalanche Energy Rated*	4-194
IRF231R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-194
IRF232	N-Channel Power MOSFETs Avalanche Energy Rated*	4-194
IRF232R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-194
IRF233	N-Channel Power MOSFETs Avalanche Energy Rated*	4-194
IRF233R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-194
IRF234	N-Channel Power MOSFETs Avalanche Energy Rated	4-199
IRF235	N-Channel Power MOSFETs Avalanche Energy Rated	4-199
IRF236	N-Channel Power MOSFETs Avalanche Energy Rated	4-199
IRF237	N-Channel Power MOSFETs Avalanche Energy Rated	4-199
IRF240	N-Channel Power MOSFETs Avalanche Energy Rated*	4-204
IRF240R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-204
IRF241	N-Channel Power MOSFETs Avalanche Energy Rated*	4-204
IRF241R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-204
IRF242	N-Channel Power MOSFETs Avalanche Energy Rated*	4-204
IRF242R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-204
IRF243	N-Channel Power MOSFETs Avalanche Energy Rated*	4-204
IRF243R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-204
IRF244	N-Channel Power MOSFETs Avalanche Energy Rated	4-209
IRF245	N-Channel Power MOSFETs Avalanche Energy Rated	4-209
IRF246	N-Channel Power MOSFETs Avalanche Energy Rated	4-209
IRF247	N-Channel Power MOSFETs Avalanche Energy Rated	4-209
IRF250	N-Channel Power MOSFETs Avalanche Energy Rated*	4-214
IRF250R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-214
IRF251	N-Channel Power MOSFETs Avalanche Energy Rated*	4-214
IRF251R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-214
IRF252	N-Channel Power MOSFETs Avalanche Energy Rated*	4-214
IRF252R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-214
IRF253	N-Channel Power MOSFETs Avalanche Energy Rated*	4-214
IRF253R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-214
IRF254	N-Channel Power MOSFETs Avalanche Energy Rated	4-219
IRF255	N-Channel Power MOSFETs Avalanche Energy Rated	4-219

\* R Suffix Types Only



## ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
IRF256	N-Channel Power MOSFETs Avalanche Energy Rated	4-219
IRF257	N-Channel Power MOSFETs Avalanche Energy Rated	4-219
IRF320	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-224
IRF321	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-224
IRF322	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-224
IRF323	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-224
IRF330	N-Channel Power MOSFETs Avalanche Energy Rated*	4-229
IRF330R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-229
IRF331	N-Channel Power MOSFETs Avalanche Energy Rated*	4-229
IRF331R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-229
IRF332	N-Channel Power MOSFETs Avalanche Energy Rated*	4-229
IRF332R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-229
IRF333	N-Channel Power MOSFETs Avalanche Energy Rated*	4-229
IRF333R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-229
IRF340	N-Channel Power MOSFETs Avalanche Energy Rated*	4-234
IRF340R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-234
IRF341	N-Channel Power MOSFETs Avalanche Energy Rated*	4-234
IRF341R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-234
IRF342	N-Channel Power MOSFETs Avalanche Energy Rated*	4-234
IRF342R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-234
IRF343	N-Channel Power MOSFETs Avalanche Energy Rated*	4-234
IRF343R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-234
IRF350	N-Channel Power MOSFETs Avalanche Energy Rated*	4-239
IRF350R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-239
IRF351	N-Channel Power MOSFETs Avalanche Energy Rated*	4-239
IRF351R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-239
IRF352	N-Channel Power MOSFETs Avalanche Energy Rated*	4-239
IRF352R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-239
IRF353	N-Channel Power MOSFETs Avalanche Energy Rated*	4-239
IRF353R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-239
IRF360	N-Channel Power MOSFETs Avalanche Energy Rated	4-244
IRF362	N-Channel Power MOSFETs Avalanche Energy Rated	4-244
IRF420	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-249
IRF421	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-249
IRF422	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-249
IRF423	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-249
IRF430	N-Channel Power MOSFETs Avalanche Energy Rated*	4-254
IRF430R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-254
IRF431	N-Channel Power MOSFETs Avalanche Energy Rated*	4-254
IRF431R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-254
IRF432	N-Channel Power MOSFETs Avalanche Energy Rated*	4-254
IRF432R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-254
IRF433	N-Channel Power MOSFETs Avalanche Energy Rated*	4-254
IRF433R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-254
IRF440	N-Channel Power MOSFETs Avalanche Energy Rated*	4-259
IRF440R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-259
IRF441	N-Channel Power MOSFETs Avalanche Energy Rated*	4-259
IRF441R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-259
IRF442	N-Channel Power MOSFETs Avalanche Energy Rated*	4-259
IRF442R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-259
IRF443	N-Channel Power MOSFETs Avalanche Energy Rated*	4-259
IRF443R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-259
IRF450	N-Channel Power MOSFETs Avalanche Energy Rated*	4-264
IRF450R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-264
IRF451	N-Channel Power MOSFETs Avalanche Energy Rated*	4-264
IRF451R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-264

\* R Suffix Types Only

# ALPHA NUMERIC PRODUCT INDEX (Continued)

	PAGE
IRF452	4-264
IRF452R	4-264
IRF453	4-264
IRF453R	4-264
IRF460	4-269
IRF462	4-269
IRF510	4-274
IRF510R	4-274
IRF511	4-274
IRF511R	4-274
IRF512	4-274
IRF512R	4-274
IRF513	4-274
IRF513R	4-274
IRF520	4-279
IRF520R	4-279
IRF521	4-279
IRF521R	4-279
IRF522	4-279
IRF522R	4-279
IRF523	4-279
IRF523R	4-279
IRF530	4-284
IRF530R	4-284
IRF531	4-284
IRF531R	4-284
IRF532	4-284
IRF532R	4-284
IRF533	4-284
IRF533R	4-284
IRF540	4-289
IRF540R	4-289
IRF541	4-289
IRF541R	4-289
IRF542	4-289
IRF542R	4-289
IRF543	4-289
IRF543R	4-289
IRF610	4-294
IRF610R	4-294
IRF611	4-294
IRF611R	4-294
IRF612	4-294
IRF612R	4-294
IRF613	4-294
IRF613R	4-294
IRF614	10-18
IRF620	4-299
IRF620R	4-299
IRF621	4-299
IRF621R	4-299
IRF622	4-299
IRF622R	4-299
IRF623	4-299
IRF623R	4-299
IRF624	4-304

\* R Suffix Types Only

1

GENERAL INFORMATION

## ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
IRF625	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-304
IRF626	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-304
IRF627	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-304
IRF630	N-Channel Power MOSFETs Avalanche Energy Rated*	4-309
IRF630R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-309
IRF631	N-Channel Power MOSFETs Avalanche Energy Rated*	4-309
IRF631R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-309
IRF632	N-Channel Power MOSFETs Avalanche Energy Rated*	4-309
IRF632R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-309
IRF633	N-Channel Power MOSFETs Avalanche Energy Rated*	4-309
IRF633R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-309
IRF634	N-Channel Power MOSFETs Avalanche Energy Rated	4-314
IRF635	N-Channel Power MOSFETs Avalanche Energy Rated	4-314
IRF636	N-Channel Power MOSFETs Avalanche Energy Rated	4-314
IRF637	N-Channel Power MOSFETs Avalanche Energy Rated	4-314
IRF640	N-Channel Power MOSFETs Avalanche Energy Rated*	4-319
IRF640R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-319
IRF641	N-Channel Power MOSFETs Avalanche Energy Rated*	4-319
IRF641R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-319
IRF642	N-Channel Power MOSFETs Avalanche Energy Rated*	4-319
IRF642R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-319
IRF643	N-Channel Power MOSFETs Avalanche Energy Rated*	4-319
IRF643R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-319
IRF644	N-Channel Power MOSFETs Avalanche Energy Rated	4-324
IRF645	N-Channel Power MOSFETs Avalanche Energy Rated	4-324
IRF646	N-Channel Power MOSFETs Avalanche Energy Rated	4-324
IRF647	N-Channel Power MOSFETs Avalanche Energy Rated	4-324
IRF710	N-Channel Power MOSFETs Avalanche Energy Rated*	4-329
IRF710R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-329
IRF711	N-Channel Power MOSFETs Avalanche Energy Rated*	4-329
IRF711R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-329
IRF712	N-Channel Power MOSFETs Avalanche Energy Rated*	4-329
IRF712R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-329
IRF713	N-Channel Power MOSFETs Avalanche Energy Rated*	4-329
IRF713R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-329
IRF720	N-Channel Power MOSFETs Avalanche Energy Rated*	4-334
IRF720R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-334
IRF721	N-Channel Power MOSFETs Avalanche Energy Rated*	4-334
IRF721R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-334
IRF722	N-Channel Power MOSFETs Avalanche Energy Rated*	4-334
IRF722R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-334
IRF723	N-Channel Power MOSFETs Avalanche Energy Rated*	4-334
IRF723R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-334
IRF730	N-Channel Power MOSFETs Avalanche Energy Rated*	4-339
IRF730R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-339
IRF731	N-Channel Power MOSFETs Avalanche Energy Rated*	4-339
IRF731R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-339
IRF732	N-Channel Power MOSFETs Avalanche Energy Rated*	4-339
IRF732R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-339
IRF733	N-Channel Power MOSFETs Avalanche Energy Rated*	4-339
IRF733R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-339
IRF740	N-Channel Power MOSFETs Avalanche Energy Rated*	4-344
IRF740	N-Channel Power MOSFETs Avalanche Energy Rated*	4-344
IRF740R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-344
IRF741	N-Channel Power MOSFETs Avalanche Energy Rated*	4-344
IRF741R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-344

\* R Suffix Types Only

# ALPHA NUMERIC PRODUCT INDEX (Continued)

	<b>PAGE</b>
IRF742	4-344
IRF742R	4-344
IRF743	4-344
IRF743R	4-344
IRF820	4-349
IRF820R	4-349
IRF821	4-349
IRF821R	4-349
IRF822	4-349
IRF822R	4-349
IRF823R	4-349
IRF823R	4-349
IRF830	4-354
IRF830R	4-354
IRF831	4-354
IRF831R	4-354
IRF832	4-354
IRF832R	4-354
IRF833	4-354
IRF833R	4-354
IRF840	4-359
IRF840R	4-359
IRF841	4-359
IRF841R	4-359
IRF842	4-359
IRF842R	4-359
IRF843	4-359
IRF843R	4-359
IRF9130	5-34
IRF9131	5-34
IRF9132	5-34
IRF9133	5-34
IRF9140	5-39
IRF9141	5-39
IRF9142	5-39
IRF9143	5-39
IRF9150	5-44
IRF9151	5-44
IRF9230	5-50
IRF9231	5-50
IRF9232	5-50
IRF9233	5-50
IRF9240	5-55
IRF9241	5-55
IRF9242	5-55
IRF9243	5-55
IRF9510	5-60
IRF9511	5-60
IRF9512	5-60
IRF9513	5-60
IRF9520	5-65
IRF9521	5-65
IRF9522	5-65
IRF9523	5-65
IRF9530	5-70
IRF9531	5-70

\* R Suffix Types Only

1

GENERAL INFORMATION

## ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
IRF9532	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-70
IRF9533	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-70
IRF9540	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-75
IRF9541	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-75
IRF9542	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-75
IRF9543	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-75
IRF9620	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-80
IRF9621	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-80
IRF9622	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-80
IRF9623	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-80
IRF9630	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-85
IRF9631	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-85
IRF9632	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-85
IRF9633	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-85
IRF9640	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-90
IRF9641	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-90
IRF9642	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-90
IRF9643	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-90
IRFAC40R	N-Channel Power MOSFETs Avalanche Energy Rated	4-364
IRFAC42R	N-Channel Power MOSFETs Avalanche Energy Rated	4-364
IRFBC40R	N-Channel Power MOSFETs Avalanche Energy Rated	4-370
IRFBC42R	N-Channel Power MOSFETs Avalanche Energy Rated	4-370
IRFD110	N-Channel Power MOSFETs Avalanche Energy Rated*	4-376
IRFD110R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-376
IRFD111	N-Channel Power MOSFETs Avalanche Energy Rated*	4-376
IRFD111R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-376
IRFD112	N-Channel Power MOSFETs Avalanche Energy Rated*	4-376
IRFD112R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-376
IRFD113	N-Channel Power MOSFETs Avalanche Energy Rated*	4-376
IRFD113R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-376
IRFD120	N-Channel Power MOSFETs Avalanche Energy Rated*	4-381
IRFD120R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-381
IRFD121	N-Channel Power MOSFETs Avalanche Energy Rated*	4-381
IRFD121R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-381
IRFD122	N-Channel Power MOSFETs Avalanche Energy Rated*	4-381
IRFD122R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-381
IRFD123	N-Channel Power MOSFETs Avalanche Energy Rated*	4-381
IRFD123R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-381
IRFD1Z0	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-386
IRFD1Z1	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-386
IRFD1Z2	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-386
IRFD1Z3	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-386
IRFD210	N-Channel Power MOSFETs Avalanche Energy Rated*	4-391
IRFD210R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-391
IRFD211	N-Channel Power MOSFETs Avalanche Energy Rated*	4-391
IRFD211R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-391
IRFD212	N-Channel Power MOSFETs Avalanche Energy Rated*	4-391
IRFD212R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-391
IRFD213	N-Channel Power MOSFETs Avalanche Energy Rated*	4-391
IRFD213R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-391
IRFD220	N-Channel Power MOSFETs Avalanche Energy Rated*	4-396
IRFD220R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-396
IRFD221	N-Channel Power MOSFETs Avalanche Energy Rated*	4-396
IRFD221R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-396
IRFD222	N-Channel Power MOSFETs Avalanche Energy Rated*	4-396
IRFD222R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-396

\* R Suffix Types Only

# ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
IRFD223	N-Channel Power MOSFETs Avalanche Energy Rated*	4-396
IRFD223R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-396
IRFD2Z0	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-401
IRFD2Z1	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-401
IRFD2Z2	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-401
IRFD2Z3	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-401
IRFD310	N-Channel Power MOSFETs Avalanche Energy Rated*	4-406
IRFD310R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-406
IRFD311	N-Channel Power MOSFETs Avalanche Energy Rated*	4-406
IRFD311R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-406
IRFD312	N-Channel Power MOSFETs Avalanche Energy Rated*	4-406
IRFD312R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-406
IRFD313	N-Channel Power MOSFETs Avalanche Energy Rated*	4-406
IRFD313R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-406
IRFD320	N-Channel Power MOSFETs Avalanche Energy Rated*	4-411
IRFD320R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-411
IRFD321	N-Channel Power MOSFETs Avalanche Energy Rated*	4-411
IRFD321R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-411
IRFD322	N-Channel Power MOSFETs Avalanche Energy Rated*	4-411
IRFD322R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-411
IRFD323	N-Channel Power MOSFETs Avalanche Energy Rated*	4-411
IRFD323R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-411
IRFD9110	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-95
IRFD9113	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-95
IRFD9120	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-100
IRFD9123	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-100
IRFD9220	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-105
IRFD9223	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-105
IRFF110	N-Channel Power MOSFETs Avalanche Energy Rated*	4-416
IRFF110R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-416
IRFF111	N-Channel Power MOSFETs Avalanche Energy Rated*	4-416
IRFF111R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-416
IRFF112	N-Channel Power MOSFETs Avalanche Energy Rated*	4-416
IRFF112R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-416
IRFF113	N-Channel Power MOSFETs Avalanche Energy Rated*	4-416
IRFF113R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-416
IRFF120	N-Channel Power MOSFETs Avalanche Energy Rated*	4-421
IRFF120R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-421
IRFF121	N-Channel Power MOSFETs Avalanche Energy Rated*	4-421
IRFF121R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-421
IRFF122	N-Channel Power MOSFETs Avalanche Energy Rated*	4-421
IRFF122R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-421
IRFF123	N-Channel Power MOSFETs Avalanche Energy Rated*	4-421
IRFF123R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-421
IRFF130	N-Channel Power MOSFETs Avalanche Energy Rated*	4-426
IRFF130R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-426
IRFF131R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-426
IRFF132	N-Channel Power MOSFETs Avalanche Energy Rated*	4-426
IRFF132R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-426
IRFF133	N-Channel Power MOSFETs Avalanche Energy Rated*	4-426
IRFF133R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-426
IRFF210	N-Channel Power MOSFETs Avalanche Energy Rated*	4-431
IRFF210R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-431
IRFF211	N-Channel Power MOSFETs Avalanche Energy Rated*	4-431
IRFF211R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-431
IRFF212	N-Channel Power MOSFETs Avalanche Energy Rated*	4-431

\* R Suffix Types Only

1

GENERAL INFORMATION





# ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
IRFF432R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-466
IRFF433	N-Channel Power MOSFETs Avalanche Energy Rated*	4-466
IRFF433R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-466
IRFF9120	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-110
IRFF9121	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-110
IRFF9122	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-110
IRFF9123	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-110
IRFF9130	Avalanche Energy-Rated P-Channel Power MOSFETs	5-115
IRFF9131	Avalanche Energy-Rated P-Channel Power MOSFETs	5-115
IRFF9132	Avalanche Energy-Rated P-Channel Power MOSFETs	5-115
IRFF9133	Avalanche Energy-Rated P-Channel Power MOSFETs	5-115
IRFF9220	Avalanche Energy-Rated P-Channel Power MOSFETs	5-120
IRFF9221	Avalanche Energy-Rated P-Channel Power MOSFETs	5-120
IRFF9222	Avalanche Energy-Rated P-Channel Power MOSFETs	5-120
IRFF9223	Avalanche Energy-Rated P-Channel Power MOSFETs	5-120
IRFF9230	Avalanche Energy-Rated P-Channel Power MOSFETs	5-125
IRFF9231	Avalanche Energy-Rated P-Channel Power MOSFETs	5-125
IRFF9232	Avalanche Energy-Rated P-Channel Power MOSFETs	5-125
IRFF9233	Avalanche Energy-Rated P-Channel Power MOSFETs	5-125
IRFP140R	N-Channel Power MOSFETs Avalanche Energy Rated	4-471
IRFP141R	N-Channel Power MOSFETs Avalanche Energy Rated	4-471
IRFP142R	N-Channel Power MOSFETs Avalanche Energy Rated	4-471
IRFP143R	N-Channel Power MOSFETs Avalanche Energy Rated	4-471
IRFP150	N-Channel Power MOSFETs Avalanche Energy Rated*	4-476
IRFP150R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-476
IRFP151	N-Channel Power MOSFETs Avalanche Energy Rated*	4-476
IRFP151R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-476
IRFP152	N-Channel Power MOSFETs Avalanche Energy Rated*	4-476
IRFP152R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-476
IRFP153	N-Channel Power MOSFETs Avalanche Energy Rated*	4-476
IRFP153R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-476
IRFP240R	N-Channel Power MOSFETs Avalanche Energy Rated	4-481
IRFP241R	N-Channel Power MOSFETs Avalanche Energy Rated	4-481
IRFP242R	N-Channel Power MOSFETs Avalanche Energy Rated	4-481
IRFP243R	N-Channel Power MOSFETs Avalanche Energy Rated	4-481
IRFP244	N-Channel Power MOSFETs Avalanche Energy Rated	4-486
IRFP245	N-Channel Power MOSFETs Avalanche Energy Rated	4-486
IRFP246	N-Channel Power MOSFETs Avalanche Energy Rated	4-486
IRFP247	N-Channel Power MOSFETs Avalanche Energy Rated	4-486
IRFP250	N-Channel Power MOSFETs Avalanche Energy Rated*	4-491
IRFP250R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-491
IRFP251	N-Channel Power MOSFETs Avalanche Energy Rated*	4-491
IRFP251R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-491
IRFP252	N-Channel Power MOSFETs Avalanche Energy Rated*	4-491
IRFP252R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-491
IRFP253	N-Channel Power MOSFETs Avalanche Energy Rated*	4-491
IRFP253R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-491
IRFP254	N-Channel Power MOSFETs Avalanche Energy Rated	4-496
IRFP255	N-Channel Power MOSFETs Avalanche Energy Rated	4-496
IRFP256	N-Channel Power MOSFETs Avalanche Energy Rated	4-496
IRFP257	N-Channel Power MOSFETs Avalanche Energy Rated	4-496
IRFP340R	N-Channel Power MOSFETs Avalanche Energy Rated	4-501
IRFP341R	N-Channel Power MOSFETs Avalanche Energy Rated	4-501
IRFP342R	N-Channel Power MOSFETs Avalanche Energy Rated	4-501
IRFP343R	N-Channel Power MOSFETs Avalanche Energy Rated	4-501
IRFP350	N-Channel Power MOSFETs Avalanche Energy Rated*	4-506

\* R Suffix Types Only

1

GENERAL INFORMATION

## ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
IRFP350R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-506
IRFP351	N-Channel Power MOSFETs Avalanche Energy Rated*	4-506
IRFP351R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-506
IRFP352	N-Channel Power MOSFETs Avalanche Energy Rated*	4-506
IRFP352R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-506
IRFP353	N-Channel Power MOSFETs Avalanche Energy Rated*	4-506
IRFP353R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-506
IRFP360	N-Channel Power MOSFETs Avalanche Energy Rated	4-511
IRFP362	N-Channel Power MOSFETs Avalanche Energy Rated	4-511
IRFP440R	N-Channel Power MOSFETs Avalanche Energy Rated	4-516
IRFP441R	N-Channel Power MOSFETs Avalanche Energy Rated	4-516
IRFP442R	N-Channel Power MOSFETs Avalanche Energy Rated	4-516
IRFP443R	N-Channel Power MOSFETs Avalanche Energy Rated	4-516
IRFP450	N-Channel Power MOSFETs Avalanche Energy Rated*	4-521
IRFP450R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-521
IRFP451	N-Channel Power MOSFETs Avalanche Energy Rated*	4-521
IRFP451R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-521
IRFP452	N-Channel Power MOSFETs Avalanche Energy Rated*	4-521
IRFP452R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-521
IRFP453	N-Channel Power MOSFETs Avalanche Energy Rated*	4-521
IRFP453R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-521
IRFP460	N-Channel Power MOSFETs Avalanche Energy Rated	4-526
IRFP462	N-Channel Power MOSFETs Avalanche Energy Rated	4-526
IRFP9140	Avalanche Energy-Rated P-Channel Power MOSFETs	5-130
IRFP9141	Avalanche Energy-Rated P-Channel Power MOSFETs	5-130
IRFP9142	Avalanche Energy-Rated P-Channel Power MOSFETs	5-130
IRFP9143	Avalanche Energy-Rated P-Channel Power MOSFETs	5-130
IRFP9150	Avalanche Energy-Rated P-Channel Power MOSFETs	5-135
IRFP9151	Avalanche Energy-Rated P-Channel Power MOSFETs	5-135
IRFP9240	Avalanche Energy-Rated P-Channel Power MOSFETs	5-140
IRFP9241	Avalanche Energy-Rated P-Channel Power MOSFETs	5-140
IRFP9242	Avalanche Energy-Rated P-Channel Power MOSFETs	5-140
IRFP9243	Avalanche Energy-Rated P-Channel Power MOSFETs	5-140
IRFPC40R	N-Channel Power MOSFETs Avalanche Energy Rated	4-531
IRFPC42R	N-Channel Power MOSFETs Avalanche Energy Rated	4-531
IRFPG40	High Voltage N-Channel Enhancement-Mode Power Field-Effect Transistors	4-537
IRFPG42	High Voltage N-Channel Enhancement-Mode Power Field-Effect Transistors	4-537
IRFR110	N-Channel Power MOSFETs Avalanche Energy Rated	10-7
IRFR120	N-Channel Power MOSFETs Avalanche Energy Rated	4-542
IRFR121	N-Channel Power MOSFETs Avalanche Energy Rated	4-542
IRFR214	N-Channel Power MOSFETs Avalanche Energy Rated	10-13
IRFR220	N-Channel Power MOSFETs Avalanche Energy Rated	4-547
IRFR221	N-Channel Power MOSFETs Avalanche Energy Rated	4-547
IRFR222	N-Channel Power MOSFETs Avalanche Energy Rated	4-547
IRFR320	N-Channel Power MOSFETs Avalanche Energy Rated	4-552
IRFR321	N-Channel Power MOSFETs Avalanche Energy Rated	4-552
IRFR322	N-Channel Power MOSFETs Avalanche Energy Rated	4-552
IRFR420	N-Channel Power MOSFETs Avalanche Energy Rated	4-557
IRFR421	N-Channel Power MOSFETs Avalanche Energy Rated	4-557
IRFR422	N-Channel Power MOSFETs Avalanche Energy Rated	4-557
IRFU110	N-Channel Power MOSFETs Avalanche Energy Rated	10-7
IRFU120	N-Channel Power MOSFETs Avalanche Energy Rated	4-542
IRFU121	N-Channel Power MOSFETs Avalanche Energy Rated	4-542
IRFU214	N-Channel Power MOSFETs Avalanche Energy Rated	10-13
IRFU220	N-Channel Power MOSFETs Avalanche Energy Rated	4-547
IRFU221	N-Channel Power MOSFETs Avalanche Energy Rated	4-547

\* R Suffix Types Only

# ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
IRFU222	N-Channel Power MOSFETs Avalanche Energy Rated .....	4-547
IRFU320	N-Channel Power MOSFETs Avalanche Energy Rated .....	4-552
IRFU321	N-Channel Power MOSFETs Avalanche Energy Rated .....	4-552
IRFU322	N-Channel Power MOSFETs Avalanche Energy Rated .....	4-552
IRFU420	N-Channel Power MOSFETs Avalanche Energy Rated .....	4-557
IRFU421	N-Channel Power MOSFETs Avalanche Energy Rated .....	4-557
IRFU422	N-Channel Power MOSFETs Avalanche Energy Rated .....	4-557
MUR810	8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers .....	12-3
MUR815	8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers .....	12-3
MUR820	8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers .....	12-3
MUR840	8A High-Speed, High-Voltage, High-Efficiency Epitaxial Silicon Rectifiers .....	12-5
MUR850	8A High-Speed, High-Voltage, High-Efficiency Epitaxial Silicon Rectifiers .....	12-5
MUR860	8A High-Speed, High-Voltage, High-Efficiency Epitaxial Silicon Rectifiers .....	12-5
MUR870E	8A Ultrafast Diode With Soft Recovery Characteristic .....	12-8
MUR880E	8A Ultrafast Diode With Soft Recovery Characteristic .....	12-8
MUR890E	8A Ultrafast Diode With Soft Recovery Characteristic .....	12-8
MUR8100E	8A Ultrafast Diode With Soft Recovery Characteristic .....	12-8
MUR1510	15A Ultrafast Diode With Soft Recovery Characteristic .....	12-11
MUR1515	15A Ultrafast Diode With Soft Recovery Characteristic .....	12-11
MUR1520	15A Ultrafast Diode With Soft Recovery Characteristic .....	12-11
MUR1540	15A Ultrafast Diode With Soft Recovery Characteristic .....	12-14
MUR1550	15A Ultrafast Diode With Soft Recovery Characteristic .....	12-14
MUR1560	15A Ultrafast Diode With Soft Recovery Characteristic .....	12-14
MUR1610CT	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers .....	12-31
MUR1615CT	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers .....	12-31
MUR1620CT	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers .....	12-31
MUR3010PT	15A Ultrafast Dual Diode With Soft Recovery Characteristic .....	12-35
MUR3015PT	15A Ultrafast Dual Diode With Soft Recovery Characteristic .....	12-35
MUR3020PT	15A Ultrafast Dual Diode With Soft Recovery Characteristic .....	12-35
MUR3040PT	15A Ultrafast Dual Diode With Soft Recovery Characteristic .....	12-38
MUR3050PT	15A Ultrafast Dual Diode With Soft Recovery Characteristic .....	12-38
MUR3060PT	15A Ultrafast Dual Diode With Soft Recovery Characteristic .....	12-38
RFA14N50BE	N-Channel Enhancement-Mode Power Field-Effect Transistor .....	10-23
RFA100N05E	N-Channel Enhancement-Mode Power Field-Effect Transistor (MegaFETs) .....	4-733
RFB18N10CS	Current Sensing N-Channel Enhancement-Mode Power Field-Effect Transistor .....	8-14
RFB18N10CSHM	Current Sensing N-Channel Enhancement-Mode Power Field-Effect Transistor .....	8-14
RFB18N10CSVM	Current Sensing N-Channel Enhancement-Mode Power Field-Effect Transistor .....	8-14
RFD3N08L	N-Channel Logic Level Power Field Effect Transistors .....	10-26
RFD3N08LSM	N-Channel Logic Level Power Field Effect Transistors .....	10-26
RFD4N06L	N-Channel Logic Level Power Field Effect Transistors .....	10-28
RFD4N06LSM	N-Channel Logic Level Power Field Effect Transistors .....	10-28
RFD12N06RLE	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors .....	6-64
RFD12N06RLESM	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors .....	6-64
RFD14N05	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) .....	4-650
RFD14N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors .....	6-74
RFD14N05LSM	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors .....	6-74
RFD14N05SM	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) .....	4-650
RFD16N05	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) .....	4-665
RFD16N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors .....	6-83
RFD16N05LSM	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors .....	6-83
RFD16N05SM	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) .....	4-665
RFD3055RLE	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors .....	6-64
RFD3055RLESM	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors .....	6-64
RFD8P05	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) .....	5-161
RFD8P05SM	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) .....	5-161
RFD15P05	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) .....	5-178

1

GENERAL INFORMATION

## ALPHA NUMERIC PRODUCT INDEX (Continued)

	PAGE
RFD15P05SM	5-178
RFG40N10	4-710
RFG50N05	4-723
RFG50N05L	6-102
RFG70N06	10-32
RFG75N05E	4-728
RFG30P05	5-187
RFG30P06	5-192
RFG60P05E	5-197
RFG60P06E	5-197
RFH10N45	4-626
RFH10N50	4-626
RFH12N35	4-642
RFH12N40	4-642
RFH25N18	4-686
RFH25N20	4-686
RFH30N12	4-694
RFH30N15	4-694
RFH35N08	4-702
RFH35N10	4-702
RFH45N05	4-715
RFH45N06	4-715
RFH75N05E	4-728
RFH25P08	5-183
RFH25P10	5-183
RFK25N18	4-690
RFK25N20	4-690
RFK30N12	4-698
RFK30N15	4-698
RFK35N08	4-706
RFK35N10	4-706
RFK45N05	4-719
RFK45N06	4-719
RFK25P08	5-183
RFK25P10	5-183
RFL1N08	4-562
RFL1N08L	6-19
RFL1N10	4-562
RFL1N10L	6-19
RFL1N12	4-566
RFL1N12L	6-23
RFL1N15	4-566
RFL1N15L	6-23
RFL1N18	4-570
RFL1N18L	6-27
RFL1N20	4-570
RFL1N20L	6-27
RFL2N05	4-574
RFL2N05L	6-31
RFL2N06	4-574
RFL2N06L	6-31
RFL4N12	4-598
RFL4N15	4-598
RFL1P08	5-145
RFL1P10	5-145
RFM3N45	4-590

# ALPHA NUMERIC PRODUCT INDEX (Continued)

	PAGE
RFM3N50	4-590
RFM4N35	4-602
RFM4N40	4-602
RFM6N45	4-610
RFM6N50	4-610
RFM7N35	4-614
RFM7N40	4-614
RFM8N18	4-618
RFM8N18L	6-56
RFM8N20	4-618
RFM8N20L	6-56
RFM10N12	4-622
RFM10N12L	6-60
RFM10N15	4-622
RFM10N15L	6-60
RFM10N45	4-630
RFM10N50	4-630
RFM12N08	4-634
RFM12N08L	6-70
RFM12N10	4-634
RFM12N10L	6-70
RFM12N18	4-638
RFM12N20	4-638
RFM12N35	4-646
RFM12N40	4-646
RFM15N05	4-655
RFM15N05L	6-79
RFM15N06	4-655
RFM15N06L	6-79
RFM15N12	4-661
RFM15N15	4-661
RFM18N08	4-669
RFM18N10	4-669
RFM25N06	4-682
RFM5P12	5-153
RFM5P15	5-153
RFM6P08	5-157
RFM6P10	5-157
RFM8P08	5-166
RFM8P10	5-166
RFM10P12	5-170
RFM10P15	5-170
RFM12P08	5-174
RFM12P10	5-174
RFP2N08	4-578
RFP2N08L	6-40
RFP2N10	4-578
RFP2N10L	6-40
RFP2N12	4-582
RFP2N12L	6-44
RFP2N15	4-582
RFP2N15L	6-44
RFP2N18	4-586
RFP2N18L	6-48
RFP2N20	4-586
RFP2N20L	6-48

1

GENERAL INFORMATION



## ALPHA NUMERIC PRODUCT INDEX (Continued)

	PAGE
RFP4N05	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-594
RFP4N05L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-52
RFP4N06	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-594
RFP4N06L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-52
RFP4N35	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-602
RFP4N40	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-602
RFP4N100	High Voltage N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 4-606
RFP17N06L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors . . . . . 6-88
RFP25N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors . . . . . 6-92
RFP25N06L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-97
RFP22N10	N-Channel Enhancement-Mode Power Field-Effect Transistor (MegaFET) . . . . . 4-673
RFP25N05	N-Channel Enhancement-Mode Power Field-Effect Transistor (MegaFET) . . . . . 4-677
RFP3N45	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-590
RFP3N50	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-590
RFP6N45	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-610
RFP6N50	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-610
RFP7N35	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-614
RFP7N40	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-614
RFP8N18	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-618
RFP8N20	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-618
RFP10N12	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-622
RFP10N15	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-622
RFP12N08	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-634
RFP12N10	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-634
RFP12N18	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-638
RFP12N20	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-638
RFP15N05	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-655
RFP15N06	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-655
RFP15N12	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-661
RFP15N15	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-661
RFP18N08	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-669
RFP18N10	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-669
RFP8N18L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-56
RFP8N20L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-56
RFP10N12L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-60
RFP10N15L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-60
RFP12N08L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-70
RFP12N10L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-70
RFP15N05L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-79
RFP15N06L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-79
RFP12N06RLE	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors . . . . . 6-64
RFP14N05	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) . . . . . 4-650
RFP14N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors . . . . . 6-74
RFP15N08L	N-Channel Logic Level Power Field-Effect Transistor . . . . . 10-30
RFP25N06	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-682
RFP3055RLE	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors . . . . . 6-64
RFP40N10	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) . . . . . 4-710
RFP50N05	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) . . . . . 4-723
RFP50N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors . . . . . 6-102
RFP70N06	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 10-32
RFP2P08	P-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 5-149
RFP2P10	P-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 5-149
RFP5P12	P-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 5-153
RFP5P15	P-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 5-153
RFP6P08	P-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 5-157
RFP6P10	P-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 5-157

# ALPHA NUMERIC PRODUCT INDEX (Continued)

	<b>PAGE</b>
RFP8P05	5-161
RFP8P08	5-166
RFP8P10	5-166
RFP10P12	5-170
RFP10P15	5-170
RFP12P08	5-174
RFP12P10	5-174
RFP15P05	5-178
RFP30P05	5-187
RFP30P06	5-192
RFW2N06RLE	6-35
RLP1N06CLE	8-25
	Field-Effect Transistor
RLP1N08LE	8-7
	Current Limited ESD Protected N-Channel Enhancement-Mode Power Field-Effect Transistor
RLP5N08LE	8-19
	Current Limited ESD Protected N-Channel Enhancement-Mode Power Field-Effect Transistor
RUR810	12-3
RUR815	12-3
RUR820	12-3
RUR840	12-5
RUR850	12-5
RUR860	12-5
RUR870	12-8
RUR880	12-8
RUR890	12-8
RUR8100	12-8
RUR1510	12-11
RUR1515	12-11
RUR1520	12-11
RUR1540	12-14
RUR1550	12-14
RUR1560	12-14
RUR1570	12-17
RUR1580	12-17
RUR1590	12-17
RUR15100	12-17
RUR3010	12-20
RUR3015	12-20
RUR3020	12-20
RUR3040	12-23
RUR3050	12-23
RUR3060	12-23
RUR3070	12-26
RUR3080	12-26
RUR3090	12-26
RUR30100	12-26
RURD810	12-29
RURD815	12-29
RURD820	12-29
RUR1610CT	12-31
RUR1615CT	12-31
RUR1620CT	12-31
RURD1510	12-35
RURD1515	12-35
RURD1520	12-35

## ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
RURD1540	15A Ultrafast Dual Diode With Soft Recovery Characteristic .....	12-38
RURD1550	15A Ultrafast Dual Diode With Soft Recovery Characteristic .....	12-38
RURD1560	15A Ultrafast Dual Diode With Soft Recovery Characteristic .....	12-38
RURD1610	Dual 16A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers.....	12-41
RURD1615	Dual 16A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers.....	12-41
RURD1620	Dual 16A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers.....	12-41
RURD3010	30A Ultrafast Dual Diode With Soft Recovery Characteristics .....	12-43
RURD3015	30A Ultrafast Dual Diode With Soft Recovery Characteristics .....	12-43
RURD3020	30A Ultrafast Dual Diode With Soft Recovery Characteristics .....	12-43
RURD3040	30A Ultrafast Dual Diode With Soft Recovery Characteristics .....	12-46
RURD3050	30A Ultrafast Dual Diode With Soft Recovery Characteristics .....	12-46
RURD3060	30A Ultrafast Dual Diode With Soft Recovery Characteristics .....	12-46
SP600	Half-Bridge 500V <sub>DC</sub> Driver .....	11-79
SP601	Half-Bridge 500V <sub>DC</sub> Driver .....	11-86

# PRODUCT INDEX BY FAMILY

	PAGE
<b>INSULATED GATE BIPOLAR TRANSISTORS</b>	
2N6975	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-5
2N6976	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-5
2N6977	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-5
2N6978	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-5
HGTD6N40E1, S, HGTD6N50E1, S	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-9
HGTP6N40E1D, HGTP6N50E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode ..... 7-13
HGTD10N40F1, S, HGTD10N50F1, S	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-18
HGTP10N40C1, E1, HGTP10N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-22
HGTP10N40C1D, E1D, HGTP10N50C1D, E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode ..... 7-27
HGTP10N40F1D, HGTP10N50F1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode ..... 7-32
HGTH12N40C1, E1, HGTH12N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-22
HGTH12N40C1D, E1D, HGTH12N50C1D, E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode ..... 7-37
HGTM12N40C1, E1, HGTM12N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-22
HGTG12N60D1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with Anti-Parallel Ultra-Fast Diode ..... 7-42
HGTM12N60D1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-47
HGTP12N60D1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-51
HGTP15N40C1, E1, HGTP15N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-55
HGTH20N40C1, E1, HGTH20N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-55
HGTH20N40C1D, E1D, HGTH20N50C1D, E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode ..... 7-60
HGTM20N40C1, E1, HGTM20N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-55
HGTG20N50C1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with Anti-Parallel Ultra-Fast Diode ..... 7-65
HGTG20N100D2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-70
HGTG24N60D1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-74
HGTG24N60D1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with Anti-Parallel Ultra-Fast Diode ..... 7-78
HGTM24N60D1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-83
HGTA32N60E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-87
HGTG32N60E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-91
HGTG34N100E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-95

1

GENERAL INFORMATION

## PRODUCT INDEX BY FAMILY (Continued)

	PAGE
<b>INTELLIGENT DISCRETES</b>	
HGTB12N60D1C	Current Sensing N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) . . . . . 8-3
RLP1N06CLE	Voltage-Clamping Current-Limiting ESD-Protected N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 8-25
RLP1N08LE	Current Limited ESD Protected N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 8-7
RFB18N10CS/ RFB18N10CSVM/ RFB18N10CSHM	Current Sensing N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 8-14
RLP5N08LE	Current Limited ESD Protected N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . . 8-19
<b>LOGIC LEVEL POWER MOSFETS</b>	
2N6901	N-Channel Logic Level Power MOS Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-3
2N6902	N-Channel Logic Level Power MOS Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-7
2N6903	N-Channel Logic Level Power MOS Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-11
2N6904	N-Channel Logic Level Power MOS Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-15
RFL1N08L, RFL1N10L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-19
RFL1N12L, RFL1N15L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-23
RFL1N18L, RFL1N20L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-27
RFL2N05L, RFL2N06L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-31
RFW2N06RLE	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-35
RFP2N08L, RFP2N10L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-40
RFP2N12L, RFP2N15L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-44
RFP2N18L, RFP2N20L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-48
RFP4N05L, RFP4N06L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-52
RFM8N18L/20L, RFP8N18L/20L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-56
RFM10N12L/15L, RFP10N12L/15L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-60
RFD12N06RLE, RFD12N06RLESM, RFP12N06RLE	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors . . . . . 6-64
RFM12N08L/10L, RFP12N08L/10L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-70
RFD14N05L/05LSM, RFP14N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors . . . . . 6-74
RFM15N05L/06L, RFP15N05L/06L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-79
RFD16N05L, RFD16N05LSM	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors . . . . . 6-83
RFP17N06L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors . . . . . 6-88
RFP25N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors . . . . . 6-92
RFP25N06L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (L <sup>2</sup> FET) . . . . . 6-97
RFP50N05L, RFG50N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors . . . . . 6-102
RFD3055RLE, RFD3055RLESM, RFP3055RLE	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors . . . . . 6-64

# PRODUCT INDEX BY FAMILY (Continued)

PAGE

## N-CHANNEL POWER MOSFETs

2N6755, 2N6756	N-Channel Enhancement-Mode Power Field-Effect Transistors. . . . .	4-5
2N6757, 2N6758	N-Channel Enhancement-Mode Power Field-Effect Transistors. . . . .	4-9
2N6759, 2N6760	N-Channel Enhancement-Mode Power Field-Effect Transistors. . . . .	4-13
2N6761, 2N6762	N-Channel Enhancement-Mode Power Field-Effect Transistors. . . . .	4-17
2N6763, 2N6764	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . .	4-21
2N6765, 2N6766	N-Channel Enhancement-Mode Power Field-Effect Transistors. . . . .	4-25
2N6767, 2N6768	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . .	4-29
2N6769, 2N6770	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . .	4-33
2N6782	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-37
2N6784	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . .	4-42
2N6786	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . .	4-47
2N6788	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-52
2N6790	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . .	4-57
2N6792	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . .	4-62
2N6794	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . .	4-67
2N6796	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-72
2N6798	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . .	4-77
2N6800	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . .	4-82
2N6802	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . .	4-87
BUZ11	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-92
BUZ20	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-96
BUZ21	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-100
BUZ32	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-105
BUZ351	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-110
BUZ41A	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-114
BUZ42	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-118
BUZ45	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-123
BUZ45A	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-127
BUZ45B	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-131
BUZ60	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-135
BUZ60B	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-139
BUZ71	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-143
BUZ71A	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-148
BUZ72A	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-153
BUZ73A	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-157
BUZ76	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-161
BUZ76A	N-Channel Enhancement-Mode Power Field-Effect Transistor. . . . .	4-165
IRF120, IRF121, IRF122, IRF123	N-Channel Enhancement-Mode Power Field-Effect Transistors. . . . .	4-169
IRF130/131/132/133, IRF130R/ 131R/132R/133R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-174
IRF140/141/142/143, IRF140R/ 141R/142R/143R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-179
IRF150/151/152/153, IRF150R/ 151R/152R/153R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-184

\* R Suffix Types Only

1

GENERAL INFORMATION



## PRODUCT INDEX BY FAMILY (Continued)

	PAGE
<b>N-CHANNEL POWER MOSFETs (Continued)</b>	
IRF220, IRF221, IRF222, IRF223	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-189
IRF230/231/232/233, IRF230R/231R/232R/233R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . . 4-194
IRF234, IRF235, IRF236, IRF237	N-Channel Power MOSFETs Avalanche Energy Rated . . . . . 4-199
IRF240/241/242/243, IRF240R/241R/242R/243R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . . 4-204
IRF244, IRF245, IRF246, IRF247	N-Channel Power MOSFETs Avalanche Energy Rated . . . . . 4-209
IRF250/251/252/253, IRF250R/251R/252R/253R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . . 4-214
IRF254, IRF255, IRF256, IRF257	N-Channel Power MOSFETs Avalanche Energy Rated . . . . . 4-219
IRF320, IRF321, IRF322, IRF323	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-224
IRF330/331/332/333, IRF330R/331R/332R/333R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . . 4-229
IRF340/341/342/343, IRF340R/341R/342R/343R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . . 4-234
IRF350/351/352/353, IRF350R/351R/352R/353R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . . 4-239
IRF360, IRF362	N-Channel Power MOSFETs Avalanche Energy Rated . . . . . 4-244
IRF420, IRF421, IRF422, IRF423	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-249
IRF430/431/432/433, IRF430R/431R/432R/433R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . . 4-254
IRF440/441/442/443, IRF440R/441R/442R/443R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . . 4-259
IRF450/451/452/453, IRF450R/451R/452R/453R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . . 4-264
IRF460, IRF462	N-Channel Power MOSFETs Avalanche Energy Rated . . . . . 4-269
IRF510/511/512/513, IRF510R/511R/512R/513R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . . 4-274
IRF520/521/522/523, IRF520R/521R/522R/523R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . . 4-279
IRF530/531/532/533, IRF530R/531R/532R/533R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . . 4-284
IRF540/541/542/543, IRF540R/541R/542R/543R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . . 4-289
IRF610/611/612/613, IRF610R/611R/612R/613R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . . 4-294
IRF620/621/622/623, IRF620R/621R/622R/623R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . . 4-299
IRF624, IRF625, IRF626, IRF627	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 4-304
IRF630/631/632/633, IRF630R/631R/632R/633R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . . 4-309
IRF634, IRF635, IRF636, IRF637	N-Channel Power MOSFETs Avalanche Energy Rated . . . . . 4-314
IRF640/641/642/643, IRF640R/641R/642R/643R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . . 4-319
IRF644, IRF645, IRF646, IRF647	N-Channel Power MOSFETs Avalanche Energy Rated . . . . . 4-324
IRF710/711/712/713, IRF710R/711R/712R/713R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . . 4-329

\* R Suffix Types Only

# PRODUCT INDEX BY FAMILY (Continued)

**PAGE**

**N-CHANNEL POWER MOSFETs (Continued)**

IRF720/721/722/723, IRF720R/721R/722R/723R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-334
IRF730/731/732/733, IRF730R/731R/732R/733R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-339
IRF740/741/742/743, IRF740R/741R/742R/743R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-344
IRF820/821/822/823, IRF820R/821R/822R/823R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-349
IRF830/831/832/833, IRF830R/831R/832R/833R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-354
IRF840/841/842/843, IRF840R/841R/842R/843R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-359
IRFAC40R/42R	N-Channel Power MOSFETs Avalanche Energy Rated .....	4-364
IRFBC40R/42R	N-Channel Power MOSFETs Avalanche Energy Rated .....	4-370
IRFD110/111/112/113, IRFD110R/111R/112R/113R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-376
IRFD120/121/122/123, IRFD120R/121R/122R/123R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-381
IRFD1Z0, IRFD1Z1, IRFD1Z2, IRFD1Z3	N-Channel Enhancement-Mode Power Field-Effect Transistors .....	4-386
IRFD210/211/212/213, IRFD210R/211R/212R/213R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-391
IRFD220/221/222/223, IRFD220R/221R/222R/223R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-396
IRFD2Z0, IRFD2Z1, IRFD2Z2, IRFD2Z3	N-Channel Enhancement-Mode Power Field-Effect Transistors .....	4-401
IRFD310/311/312/313, IRFD310R/311R/312R/313R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-406
IRFD320/321/322/323, IRFD320R/321R/322R/323R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-411
IRFF110/111/112/113, IRFF110R/111R/112R/113R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-416
IRFF120/121/122/123, IRFF120R/121R/122R/123R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-421
IRFF130/131/132/133, IRFF130R/131R/132R/133R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-426
IRFF210/211/212/213, IRFF210R/211R/212R/213R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-431
IRFF220/221/222/223, IRFF220R/221R/222R/223R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-436
IRFF230/231/232/233, IRFF230R/231R/232R/233R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-441
IRFF310/311/312/313, IRFF310R/311R/312R/313R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-446
IRFF320/321/322/323, IRFF320R/321R/322R/323R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-451
IRFF330/331/332/333, IRFF330R/331R/332R/333R	N-Channel Power MOSFETs Avalanche Energy Rated* .....	4-456

\* R Suffix Types Only

1

GENERAL  
INFORMATION

## PRODUCT INDEX BY FAMILY (Continued)

	PAGE
<b>N-CHANNEL POWER MOSFETs (Continued)</b>	
IRFF420/421/422/423, IRFF420R/421R/422R/423R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-461
IRFF430/431/432/433, IRFF430R/431R/432R/433R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-466
IRFP140R, IRFP141R, IRFP142R, IRFP143R	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-471
IRFP150/151/152/153, IRFP150R/151R/152R/153R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-476
IRFP240R, IRFP241R, IRFP242R, IRFP243R	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-481
IRFP244, IRFP245, IRFP246, IRFP247	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-486
IRFP250/251/252/253, IRFP250R/251R/252R/253R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-491
IRFP254, IRFP255, IRFP256, IRFP257	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-496
IRFP340R, IRFP341R, IRFP342R, IRFP343R	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-501
IRFP350/351/352/353, IRFP350R/351R/352R/353R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-506
IRFP360, IRFP362	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-511
IRFP440R, IRFP441R, IRFP442R, IRFP443R	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-516
IRFP450/451/452/453, IRFP450R/451R/452R/453R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-521
IRFP460, IRFP462	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-526
IRFPC40R, IRFPC42R	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-531
IRFPG40, IRFPG42	High Voltage N-Channel Enhancement-Mode Power Field-Effect Transistors .... 4-537
IRFR120, IRFR121, IRFU120, IRFU121	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-542
IRFR220/221/222, IRFU220/221/222	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-547
IRFR320/321/322, IRFU320/321/322	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-552
IRFR420/421/422, IRFU420/421/422	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-557
RFL1N08, RFL1N10	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-562
RFL1N12, RFL1N15	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-566
RFL1N18, RFL1N20	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-570
RFL2N05, RFL2N06	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-574
RFP2N08, RFP2N10	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-578
RFP2N12, RFP2N15	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-582
RFP2N18, RFP2N20	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-586
RFM3N45, RFM3N50, RFP3N45, RFP3N50	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-590
RFP4N05, RFP4N06	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-594
RFL4N12, RFL4N15	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-598

\* R Suffix Types Only

## PRODUCT INDEX BY FAMILY (Continued)

	PAGE
<b>N-CHANNEL POWER MOSFETs (Continued)</b>	
RFM4N35, RFM4N40, RFP4N35, RFP4N40	4-602
RFP4N100	4-606
RFM6N45, RFM6N50, RFP6N45, RFP6N50	4-610
RFM7N35, RFM7N40, RFP7N35, RFP7N40	4-614
RFM8N18, RFM8N20, RFP8N18, RFP8N20	4-618
RFM10N12, RFM10N15, RFP10N12, RFP10N15	4-622
RFH10N45, RFH10N50	4-626
RFM10N45, RFM10N50	4-630
RFM12N08, RFM12N10, RFP12N08, RFP12N10	4-634
RFM12N18, RFM12N20, RFP12N18, RFP12N20	4-638
RFH12N35, RFH12N40	4-642
RFM12N35, RFM12N40	4-646
RFD14N05, RFD14N05SM, RFP14N05	4-650
RFM15N05, RFM15N06, RFP15N05, RFP15N06	4-655
RFM15N12, RFM15N15, RFP15N12, RFP15N15	4-661
RFD16N05, RFD16N05SM	4-665
RFM18N08, RFM18N10, RFP18N08, RFP18N10	4-669
RFP22N10	4-673
RFP25N05	4-677
RFM25N06, RFP25N06	4-682
RFH25N18, RFH25N20	4-686
RFK25N18, RFK25N20	4-690
RFH30N12, RFH30N15	4-694
RFK30N12, RFK30N15	4-698
RFH35N08, RFH35N10	4-702
RFK35N08, RFK35N10	4-706
RFG40N10, RFP40N10	4-710
RFH45N05, RFH45N06	4-715
RFK45N05, RFK45N06	4-719
RFP50N05, RFG50N05	4-723
RFG75N05E, RFH75N05E	4-728
RFA100N05E	4-733

## PRODUCT INDEX BY FAMILY (Continued)

	PAGE
<b>P-CHANNEL POWER MOSFETs</b>	
2N6804	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-3
2N6849	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-8
2N6851	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-13
2N6895	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . . 5-18
2N6896	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . . 5-22
2N6897	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . . 5-26
2N6898	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . . 5-30
IRF9130, IRF9131, IRF9132, IRF9133	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-34
IRF9140, IRF9141, IRF9142, IRF9143	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-39
IRF9150, IRF9151	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-44
IRF9230, IRF9231, IRF9232, IRF9233	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-50
IRF9240, IRF9241, IRF9242, IRF9243	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-55
IRF9510, IRF9511, IRF9512, IRF9513	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-60
IRF9520, IRF9521, IRF9522, IRF9523	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-65
IRF9530, IRF9531, IRF9532, IRF9533	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-70
IRF9540, IRF9541, IRF9542, IRF9543	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-75
IRF9620, IRF9621, IRF9622, IRF9623	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-80
IRF9630, IRF9631, IRF9632, IRF9633	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-85
IRF9640, IRF9641, IRF9642, IRF9643	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-90
IRFD9110, IRFD9113	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-95
IRFD9120, IRFD9123	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-100
IRFD9220, IRFD9223	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-105
IRFF9120, IRFF9121, IRFF9122, IRFF9123	Avalanche-Energy-Rated P-Channel Power MOSFETs . . . . . 5-110
IRFF9130, IRFF9131, IRFF9132, IRFF9133	Avalanche Energy-Rated P-Channel Power MOSFETs . . . . . 5-115
IRFF9220, IRFF9221, IRFF9222, IRFF9223	Avalanche Energy-Rated P-Channel Power MOSFETs . . . . . 5-120
IRFF9230, IRFF9231, IRFF9232, IRFF9233	Avalanche Energy-Rated P-Channel Power MOSFETs . . . . . 5-125
IRFP9140/P9141, IRFP9142/P9143	Avalanche Energy-Rated P-Channel Power MOSFETs . . . . . 5-130
IRFP9150, IRFP9151	Avalanche Energy-Rated P-Channel Power MOSFETs . . . . . 5-135
IRFP9240/P9241, IRFP9242/P9243	Avalanche Energy-Rated P-Channel Power MOSFETs . . . . . 5-140

## PRODUCT INDEX BY FAMILY (Continued)

	PAGE
<b>P-CHANNEL POWER MOSFETs (Continued)</b>	
RFL1P08, RFL1P10	P-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 5-145
RFP2P08, RFP2P10	P-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 5-149
RFM5P12, RFM5P15, RFP5P12, RFP5P15	P-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 5-153
RFM6P08, RFM6P10, RFP6P08, RFP6P10	P-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 5-157
RFD8P05/05SM, RFP8P05	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) . . . . . 5-161
RFM8P08, RFM8P10, RFP8P08, RFP8P10	P-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 5-166
RFM10P12/M10P15, RFP10P12/P10P15	P-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 5-170
RFM12P08/M12P10, RFP12P08/P12P10	P-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 5-174
RFD15P05/05SM, RFP15P05	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) . . . . . 5-178
RFH25P08/H25P10, RFK25P08/K25P10	P-Channel Enhancement-Mode Power Field-Effect Transistors . . . . . 5-183
RFG30P05, RFP30P05	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) . . . . . 5-187
RFG30P06, RFP30P06	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) . . . . . 5-192
RFG60P05E, RFG60P06E	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) . . . . . 5-197
<b>POWER DRIVERS AND SWITCHES</b>	
CA3169	Solenoid and Motor Driver (1/2 H Driver) . . . . . 11-3
CA3242	Quad-Gated Inverting Power Driver For Interfacing Low-Level Logic to High-Current Load . . . . . 11-8
CA3262	Quad-Gated Inverting Power Driver . . . . . 11-12
CA3272	Quad-Gated Inverting Power Driver With Fault Mode Diagnostic Flag Output . . . . . 11-17
CA3273	High-Side Driver . . . . . 11-21
CA3274	Current Limiting Power Switch With Current Limiter Sense Flag . . . . . 11-24
CA3275	Dual-H Driver . . . . . 11-28
CA3282	CMOS Octal Serial Solenoid Driver . . . . . 11-32
CA3292	Quad-Gated Inverting Power Driver With Fault Mode Diagnostic Flag Output . . . . . 11-38
HIP0080, HIP0081	Quad Inverting Power Driver With Diagnostic Interface . . . . . 11-41
HIP1030	1A High Side Driver With Over-Load Protection . . . . . 11-46
HIP2500	Half-Bridge 500V <sub>DC</sub> Driver . . . . . 11-48
HIP4010	Power H-Switch . . . . . 11-51
HIP4011	Three-Phase Brushless DC Motor Controller . . . . . 11-54
HIP4080	High Frequency H-Bridge Driver . . . . . 11-57
HV400	High Current MOSFET Driver . . . . . 11-61
ICL7667	Dual Power MOSFET Driver . . . . . 11-72
SP600	Half-Bridge 500V <sub>DC</sub> Driver . . . . . 11-79
SP601	Half-Bridge 500V <sub>DC</sub> Driver . . . . . 11-86

1  
GENERAL  
INFORMATION

## PRODUCT INDEX BY FAMILY (Continued)

	PAGE
<b>PREVIEW PRODUCTS</b>	
HGTG30N120E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 10-3
IRFR110, IRFU110	N-Channel Power MOSFETs Avalanche Energy Rated ..... 10-7
IRFR214, IRFU214	N-Channel Power MOSFETs Avalanche Energy Rated ..... 10-13
IRF614	N-Channel Power MOSFETs Avalanche Energy Rated ..... 10-18
RFA14N50BE	N-Channel Enhancement-Mode Power Field-Effect Transistor ..... 10-23
RFD3N08L, RFD3N08LSM	N-Channel Logic Level Power Field Effect Transistors ..... 10-26
RFD4N06L, RFD4N06LSM	N-Channel Logic Level Power Field Effect Transistors ..... 10-28
RFP15N08L	N-Channel Logic Level Power Field-Effect Transistor ..... 10-30
RF70N06, RFP70N06	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 10-32
<b>ULTRA-FAST RECTIFIERS</b>	
MUR810, MUR815, MUR820, RUR810, RUR815, RUR820	8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers ..... 12-3
MUR840, MUR850, MUR860, RUR840, RUR850, RUR860	8A High-Speed, High-Voltage, High-Efficiency Epitaxial Silicon Rectifiers ..... 12-5
MUR870E/880E/890E/8100E, RUR870/880/890/8100	8A Ultrafast Diode With Soft Recovery Characteristic ..... 12-8
MUR1510/1515/1520, RUR1510/1515/1520	15A Ultrafast Diode With Soft Recovery Characteristic ..... 12-11
MUR1540/1550/1560, RUR1540/1550/1560	15A Ultrafast Diode With Soft Recovery Characteristic ..... 12-14
RUR1570, RUR1580, RUR1590, RUR15100	15A Ultrafast Diode With Soft Recovery Characteristic ..... 12-17
RUR3010/3015/3020	30A Ultrafast Diode With Soft Recovery Characteristic ..... 12-20
RUR3040/3050/3060	30A Ultrafast Diode With Soft Recovery Characteristic ..... 12-23
RUR3070/3080/3090/30100	30A Ultrafast Diode With Soft Recovery Characteristic ..... 12-26
RURD810/815/820	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers ..... 12-29
MUR1610CT, MUR1615CT, MUR1620CT, RUR1610CT, RUR1615CT, RUR1620CT	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers ..... 12-31
MUR3010PT, MUR3015PT, MUR3020PT, RURD1510, RURD1515, RURD1520	15A Ultrafast Dual Diode With Soft Recovery Characteristic ..... 12-35
MUR3040PT, MUR3050PT, MUR3060PT, RURD1540, RURD1550, RURD1560	15A Ultrafast Dual Diode With Soft Recovery Characteristic ..... 12-38
RURD1610/1615/1620	Dual 16A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers ..... 12-41
RURD3010/3015/3020	30A Ultrafast Dual Diode With Soft Recovery Characteristics ..... 12-43
RURD3040/3050/3060	30A Ultrafast Dual Diode With Soft Recovery Characteristics ..... 12-46



# POWER MOSFETS

# 2

## INDUSTRY REPLACEMENT GUIDE

PAGE

INDUSTRY REPLACEMENT GUIDE ..... 2-3

# Industry Replacement Guide

## Power MOSFETs

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
2N6659	RFL2N05
2N6660	RFL2N06
2N6661	RFL1N10
2N6755	2N6755
2N6756	2N6756
2N6757	2N6757
2N6758	2N6758
2N6759	2N6759
2N6760	2N6760
2N6751	2N6761
2N6762	2N6762
2N6763	2N6763
2N6764	2N6764
2N6765	2N6765
2N6766	2N6766
2N6767	2N6767
2N6768	2N6768
2N6769	2N6769
2N6770	2N6770
2N6782	2N6782
2N6784	2N6784
2N6786	2N6782
2N6788	2N6788
2N6790	2N6790
2N6792	2N6792
2N6794	2N6794
2N6796	2N6796
2N6798	2N6798
2N6800	2N6800
2N6802	2N6802
2SJ101	RFP12P08
2SJ102	RFP12P08
2SJ112	2N6898
2SJ113	RFH25P10
2SJ127	RFP10P12
2SK294	IRF522
2SK295	IRF522
2SK296	IRF723
2SK308	RFM10N12
2SK310	IRF732
2SK311	RFM3N45
2SK312	IRF453
2SK313	IRF453
2SK319	IRF730
2SK345	IRF521
2SK346	IRF521
2SK349	RFH10N45
2SK382	RFP3N50
2SK383	RFP15N12
2SK398	RFM12N10
2SK401	IRF351
2SK408	RFP2N18
2SK409	RFP2N18
2SK412	RFH12N35
2SK428	RFP15N06
2SK440	IRF630
2SK512	IRF450
2SK549	RFP15N06
2SK550	RFP25N06
2SK551	RFP15N12
2SK552	RFP6N45
2SK553	RFP6N45
2SK556	RFH10N45
2SK557	RFH10N50
2SK558	RFH10N50
2SK561	RFM25N06
BSR80	RFP4N05
BSR81	IRF513
BSR82	RFP2N08
BSS93	IRFF212

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
BST90	RFL1N08
BUP60	RFM7N35
BUP61	IRF331
BUP62	RFM7N40
BUP63	IRF330
BUP64	RFM6N45
BUP65	IRF431
BUP66	RFM6N50
BUP67	IRF430
BUP68	RFM7N35
BUP69	RFM7N40
BUP70	RFM6N45
BUP71	RFM6N50
BUZ10	RFP25N05
BUZ10B	IRF533
BUZ11A	RFP25N05
BUZ14	RFK45N05
BUZ14A	IRF153
BUZ14C	IRF131
BUZ14D	IRF133
BUZ15	RFK45N05
BUZ17	RFK45N05
BUZ20	RFP12N10
BUZ20A	IRF532
BUZ20B	IRF520
BUZ21	RFP18N10
BUZ23	RFM12N10
BUZ23A	IRF130
BUZ23B	IRF152
BUZ24	RFK35N10
BUZ25	RFM18N10
BUZ30	IRF632
BUZ32	IRF630
BUZ32A	IRF631
BUZ32B	IRF632
BUZ32C	IRF633
BUZ33	IRF220
BUZ33A	IRF232
BUZ33B	IRF233
BUZ34	IRF240
BUZ35	IRF230
BUZ35A	IRF231
BUZ36	IRF240
BUZ40	IRF822
BUZ41A	IRF830
BUZ41B	IRF431
BUZ42	IRF832
BUZ42A	IRF833
BUZ42B	IRF820
BUZ42C	IRF821
BUZ42D	IRF822
BUZ43	IRF422
BUZ44	IRF430
BUZ44B	IRF831
BUZ45	RFM10N50
BUZ45A	RFM10N50
BUZ45B	IRF452
BUZ46	IRF432
BUZ46A	IRF433
BUZ46B	IRF821
BUZ60	IRF730
BUZ60A	IRF731
BUZ60B	IRF732
BUZ60C	IRF733
BUZ60D	IRF720
BUZ63	IRF330
BUZ63A	IRF331
BUZ63B	IRF332
BUZ63C	IRF333
BUZ63D	IRF730

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
BUZ64	IRF352
BUZ67	IRF352
BUZ71	RFP25N05
BUZ71A	RFP25N05
BUZ72	RFP12N10
BUZ72A	IRF532
BUZ73	IRF630
BUZ73A	IRF632
BUZ74	IRF820
BUZ74A	IRF822
BUZ76	IRF720
BUZ76A	IRF732
BUZ201	IRF352
BUZ210	RFM10N50
BUZ211	RFM10N50
BUZ351	RFH12N40
BUZ353	RFH10N50
BUZ354	RFH10N50
D82AK2	IRFD1Z1
D82AL2	IRFD1Z0
D82AM2	IRFD2Z1
D82AN2	IRFD2Z0
D84BK1	IRF511
D84BK2	IRF511
D84BL1	IRF510
D84BL2	IRF510
D84BM1	IRF611
D84BM2	IRF611
D84BN1	IRF610
D84BN2	IRF610
D84BQ1	IRF723
D84BQ2	IRF722
D84CK1	IRF521
D84CK2	IRF521
D84CL1	IRF520
D84CL2	IRF520
D84CM1	IRF621
D84CM2	IRF621
D84CN1	IRF620
D84CN2	IRF620
D84CQ1	IRF721
D84CQ2	IRF720
D84CR1	IRF821
D84CR2	IRF820
D84DK1	IRF531
D84DK2	IRF531
D84DL1	IRF530
D84DL2	IRF530
D84DM1	IRF631
D84DM2	IRF631
D84DN1	IRF630
D84DN2	IRF630
D84DQ1	IRF731
D84DQ2	IRF730
D84DR1	IRF831
D84DR2	IRF830
D84EM1	IRF641
D84EM2	IRF641
D86DK1	IRF131
D86DK2	IRF131
D86DL1	IRF130
D86DL2	IRF130
D86DM1	RFM10N12
D86DM2	IRF631
D86DN1	IRF230
D86DN2	IRF230
D86DQ1	IRF331
D86DQ2	IRF330
D86DR1	IRF431
D86DR2	IRF430

# Industry Replacement Guide

## Power MOSFETs

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
D86EM1	IRF241
D86EM2	IRF241
D86EN1	IRF240
D86EN2	IRF240
D86FK1	RFK45N05
D86FK2	RFK45N06
D86FL1	RFK35N08
D86FL2	IRF150
D86FM1	IRF251
D86FM2	IRF251
D86FN1	IRF250
D86FN2	IRF250
D86FQ1	IRF351
D86FQ2	IRF350
D86FR1	IRF451
D86FR2	IRF450
D88FK1	IRFP151
D88FK2	IRFP151
D88FL1	IRFP150
D88FL2	IRFP150
D88FM1	IRFP251
D88FM2	IRFP251
D88FN1	IRFP250
D88FN2	IRFP250
D88FQ1	IRFP351
D88FQ2	IRFP350
D88FR1	IRFP451
D88FR2	IRFP450
GF2A10	IRFD110R
GF2A13	IRFD120R
GF2B06	IRFD210R
GF2B08	IRFD220R
GF2D04	IRFD310R
GF2D05	IRFD320R
GF4A4	IRF510R
GF4A8	IRF520R
GF4A14	IRF530R
GF4A27	IRF540R
GF4B2	IRF610R
GF4B5	IRF620R
GF4B9	IRF630R
GF4B18	IRF640R
GF4D1	IRF710R
GF4D3	IRF720R
GF4D5	IRF730R
GF4D10	IRF740R
GF4E2	IRF820R
GF4E4	IRF830R
GF4E8	IRF840R
GF6A14	IRF130R
GF6A27	IRF140R
GF6A40	IRF150R
GF6B9	IRF230R
GF6B18	IRF240R
GF6B30	IRF250R
GF6D5	IRF330R
GF6D10	IRF340R
GF6D15	IRF350R
GF6E4	IRF430R
GF6E8	IRF440R
GF6E13	IRF450R
GF8A40	IRFP150R
GF8B30	IRFP250R
GF8D15	IRFP350R
GF8E13	IRFP450R
GF14A35	IRFF110R
GF14A60	IRFF120R
GF14A80	IRFF130R
GF14B22	IRFF210R
GF14B35	IRFF220R

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
GF14B55	IRFF230R
GF14D14	IRFF310R
GF14D25	IRFF320R
GF14D35	IRFF330R
GF14E16	IRFF420R
GF14E28	IRFF430R
IRF120	IRF120
IRF121	IRF121
IRF122	IRF122
IRF123	IRF123
IRF130	IRF130
IRF131	IRF131
IRF132	IRF132
IRF133	IRF133
IRF150	IRF150
IRF151	IRF151
IRF152	IRF152
IRF153	IRF153
IRF220	IRF220
IRF221	IRF221
IRF222	IRF222
IRF223	IRF223
IRF230	IRF230
IRF231	IRF231
IRF232	IRF232
IRF233	IRF233
IRF240	IRF240
IRF241	IRF241
IRF243	IRF243
IRF250	IRF250
IRF251	IRF251
IRF252	IRF252
IRF253	IRF253
IRF320	IRF320
IRF321	IRF321
IRF322	IRF322
IRF323	IRF323
IRF330	IRF330
IRF331	IRF331
IRF332	IRF332
IRF333	IRF333
IRF350	IRF350
IRF351	IRF351
IRF352	IRF352
IRF353	IRF353
IRF420	IRF420
IRF421	IRF421
IRF422	IRF422
IRF423	IRF423
IRF430	IRF430
IRF431	IRF431
IRF432	IRF432
IRF433	IRF433
IRF450	IRF450
IRF451	IRF451
IRF452	IRF452
IRF453	IRF453
IRF510	IRF510
IRF511	IRF511
IRF512	IRF512
IRF513	IRF513
IRF520	IRF520
IRF521	IRF521
IRF522	IRF522
IRF523	IRF523
IRF530	IRF530
IRF531	IRF531
IRF532	IRF532
IRF533	IRF533
IRF610	IRF610

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
IRF611	IRF611
IRF612	IRF612
IRF613	IRF613
IRF620	IRF620
IRF621	IRF621
IRF622	IRF622
IRF623	IRF623
IRF630	IRF630
IRF631	IRF631
IRF632	IRF632
IRF633	IRF633
IRF641	IRF641
IRF643	IRF643
IRF710	IRF722
IRF711	IRF723
IRF712	IRF722
IRF713	IRF722
IRF720	IRF720
IRF721	IRF721
IRF722	IRF722
IRF723	IRF723
IRF730	IRF730
IRF731	IRF731
IRF732	IRF732
IRF733	IRF733
IRF820	IRF820
IRF821	IRF821
IRF822	IRF822
IRF823	IRF823
IRF830	IRF830
IRF831	IRF831
IRF832	IRF832
IRF833	IRF833
IRF9130	RFM12P10
IRF9131	RFM12P08
IRF9132	RFM8P10
IRF9133	RFM8P08
IRF9140	RFK25P10
IRF9141	RFK25P08
IRF9142	RFM12P10
IRF9143	RFM12P08
IRF9231	RFM10P15
IRF9233	RFM5P15
IRF9241	RFM10P15
IRF9242	RFM10P15
IRF9510	RFP5P12
IRF9511	RFP5P12
IRF9512	RFP5P12
IRF9513	RFD5P12
IRF9520	RFP6P10
IRF9521	RFP6P08
IRF9522	RFP6P10
IRF9523	RFP6P08
IRF9530	RFP12P10
IRF9531	RFP12P08
IRF9532	RFP8P10
IRF9533	RFP8P08
IRF9542	RFP12P10
IRF9543	RFP12P08
IRF9611	RFP5P15
IRF9613	RFP5P15
IRF9621	RFP6P08
IRF9623	RFP6P08
IRF9631	RFP12P08
IRF9633	RFP12P08
IRF9641	RFP10P15
IRF9643	RFP10P15
IRFD120	IRFD120
IRFD121	IRFD121
IRFD122	IRFD122

# Industry Replacement Guide

## Power MOSFETs

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
IRFD1Z3	IRFD1Z3
IRFF110	IRFF110
IRFF111	IRFF111
IRFF112	IRFF112
IRFF113	IRFF113
IRFF120	IRFF120
IRFF121	IRFF121
IRFF122	IRFF122
IRFF123	IRFF123
IRFF130	IRFF130
IRFF131	IRFF131
IRFF132	IRFF132
IRFF133	IRFF133
IRFF210	IRFF210
IRFF211	IRFF211
IRFF212	IRFF212
IRFF213	IRFF213
IRFF220	IRFF220
IRFF221	IRFF221
IRFF222	IRFF222
IRFF223	IRFF223
IRFF230	IRFF230
IRFF231	IRFF231
IRFF232	IRFF232
IRFF233	IRFF233
IRFF320	IRFF320
IRFF321	IRFF321
IRFF322	IRFF322
IRFF323	IRFF323
IRFF330	IRFF330
IRFF331	IRFF331
IRFF332	IRFF332
IRFF333	IRFF333
IRFF420	IRFF420
IRFF421	IRFF421
IRFF422	IRFF422
IRFF423	IRFF423
IRFF430	IRFF430
IRFF431	IRFF431
IRFF432	IRFF432
IRFF433	IRFF433
IRFZ20	RFP25N05
IRFZ22	RFP25N05
IRFZ32	RFP25N05
IVN5000TND	RFL2N05
IVN5000TNE	RFL2N06
IVN5000TNF	RFL1N08
IVN5000TNH	RFL1N10
IVN5000SND	RFL2N05
IVN5000SNE	RFL2N06
IVN5000SNF	RFL1N08
IVN5000SNH	RFL1N10
IVN5001TND	RFL2N05
IVN5001TNE	RFL2N06
IVN5001TNF	RFL1N08
IVN5001TNH	RFL1N10
IVN5001SND	RFL2N05
IVN5001SNE	RFL2N06
IVN5001SNF	RFL1N08
IVN5001SNH	RFL1N10
IVN5200HND	IRF523
IVN5200HNE	IRF523
IVN5200HNF	IRF522
IVN5200HNH	IRF522
IVN5200KND	IRF123
IVN5200KNE	IRF123
IVN5200KNF	IRF122
IVN5200KNH	IRF122
IVN5200TND	IRFF123
IVN5200TNE	IRFF123

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
IVN5200TNF	IRFF122
IVN5200TNH	IRFF122
IVN5201CND	IRF523
IVN5201CNE	IRF523
IVN5201CNF	IRF522
IVN5201CNH	IRF522
IVN5201KND	IRF123
IVN5201KNE	IRF123
IVN5201KNF	IRF122
IVN5201KNH	IRF122
IVN5201TND	IRFF123
IVN5201TNE	IRFF123
IVN5201TNF	IRFF122
IVN5201TNH	IRFF122
IVN6000CNE	IRF523
IVN6000CNF	IRF522
IVN6000CNH	IRF522
IVN6000CNR	IRF722
IVN6000CNS	IRF722
IVN6000CNT	IRF821
IVN6000CNU	IRF822
IVN6000KNE	IRF123
IVN6000KNF	IRF122
IVN6000KNH	IRF122
IVN6000KNH	IRF322
IVN6000KNS	IRF322
IVN6000KNT	IRF421
IVN6000KNU	IRF422
IVN6000TNE	IRFF113
IVN6000TNF	IRFF112
IVN6000TNH	IRFF112
IVN6000TNR	IRFF322
IVN6000TNS	IRFF322
IVN6000TNT	IRFF423
IVN6000TNU	IRFF422
IVN6001CNE	IRF523
IVN6001CNF	IRF522
IVN6001CNH	IRF522
IVN6001KNE	IRF123
IVN6001KNF	IRF122
IVN6001KNH	IRF122
IVN6001TNE	IRFF113
IVN6001TNF	IRFF112
IVN6001TNH	IRFF112
IVN6002CND	IRF523
IVN6002KND	IRF123
IVN6002TND	IRFF113
IVN6100TNS	IRFF312
IVN6100TNT	IRFF423
IVN6100TNU	IRFF423
IVN6200ANE	IRF531
IVN6200ANF	RFP12N08
IVN6200ANH	RFP12N10
IVN6200ANM	RFP8N20
IVN6200ANP	RFP8N20
IVN6200ANS	IRF732
IVN6200ANT	IRF831
IVN6200ANU	IRF830
IVN6200CND	IRF521
IVN6200CNE	IRF533
IVN6200CNF	IRF532
IVN6200CNH	IRF532
IVN6200CNM	RFP8N20
IVN6200CNP	RFP8N20
IVN6200CNR	RFP4N40
IVN6200CNS	IRF730
IVN6200CNT	IRF831
IVN6200CNU	IRF831
IVN6200KNE	IRF133
IVN6200KNF	IRF132

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
IVN6200KNH	IRF132
IVN6200KNM	RFM8N20
IVN6200KNP	IRF353
IVN6200KNR	RFM4N40
IVN6200KNS	IRF332
IVN6200KNT	IRF431
IVN6200KNU	IRF432
IVN6300SNE	RFL2N06
IVN6300SNF	RFL1N08
IVN6300SNH	RFL1N10
IVN6300SNM	RFL1N20
IVN6300SNP	IRFF313
IVN6300SNS	IRFF312
IVN6300SNT	IRFF423
IVN6300SNU	IRFF422
IVN6660	RFL1N08
IVN6661	RFL1N08
MTH7N45	RFH10N45
MTH7N50	RFH10N50
MTH8N35	RFH12N35
MTH8N40	RFH12N40
MTH15N12	IRF251
MTH15N15	IRF251
MTH15N18	RFH25N18
MTH15N20	RFH25N20
MTH25N08	RFK35N08
MTH25N10	RFH35N10
MTH2N45	RFM3N45
MTM2N50	RFM3N50
MTM3N35	RFM4N35
MTM3N40	RFM4N40
MTM4N45	2N6762
MTM4N50	2N6762
MTM5N18	RFM8N18
MTM5N20	RFM8N20
MTM5N35	IRF330
MTM5N40	IRF330
MTM7N12	RFM8N18
MTM7N15	RFM8N18
MTM7N18	IRF232
MTM7N20	RFM8N20
MTM7N45	RFM10N45
MTM7N50	RFM10N50
MTM8N08	2N6757
MTM8N10	2N6758
MTM8N12	2N6757
MTM8N15	2N6757
MTM8N18	RFM8N18
MTM8N20	RFM8N20
MTM10N05	RFM15N05
MTM10N06	RFM15N06
MTM10N08	RFM12N08
MTM10N10	RFM12N10
MTM10N12	RFM10N12
MTM10N15	RFM10N15
MTM12N05	RFM15N05
MTM12N06	RFM15N06
MTM12N08	RFM12N08
MTM12N10	RFM12N10
MTM12N12	IRF230
MTM12N15	IRF230
MTM12N18	RFM12N18
MTM12N20	RFM12N20
MTM15N05	RFM15N05
MTM15N06	RFM15N06
MTM15N12	RFM15N12
MTM15N15	RFM15N15
MTM15N18	RFK25N18
MTM15N20	RFK25N20
MTM15N35	RFM12N35

# Industry Replacement Guide

## Power MOSFETs

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
MTM15N40	RFM12N40
MTM15N45	IRF450
MTM15N50	IRF451
MTM20N08	RFM18N08
MTM20N10	RFM18N10
MTM20N12	RFK30N12
MTM20N15	RFK30N15
MTM25N05	RFM25N05
MTM25N06	RFM25N06
MTM25N08	RFK35N08
MTM25N10	RFK35N10
MTM35N05	RFK45N05
MTM35N06	RFK45N06
MTM40N18	IRF250
MTM40N20	IRF250
MTM45N12	RFK30N12
MTM45N15	RFK30N15
MTM8P08	RFM8P08
MTM8P10	RFM8P10
MTP1N45	RFP3N45
MTP1N50	RFP3N50
MTP2N18	RFP2N18
MTP2N20	RFP2N20
MTP2N25	IRF721
MTP2N35	RFP4N35
MTP2N40	RFP4N40
MTP2N45	RFP3N45
MTP2N50	RFP3N50
MTP3N12	IRF623
MTP3N15	IRF623
MTP3N35	RFP3N45
MTP3N40	RFP3N50
MTP4N08	IRF510
MTP4N10	IRF510
MTP4N45	RFP6N45
MTP4N50	RFP6N50
MTP5N05	RFP6P08
MTP5N06	RFP6P08
MTP5N18	RFP8N18
MTP5N20	RFP8N20
MTP5N35	RFP7N35
MTP5N40	RFP7N40
MTP7N12	RFP8N18
MTP7N15	RFP8N18
MTP7N18	RFP8N18
MTP7N20	RFP8N20
MTP8N08	RFP8N18
MTP8N10	RFP8N18
MTP8N12	RFP10N12
MTP8N15	RFP10N15
MTP8N18	RFP8N18
MTP8N20	RFP8N20
MTP10N05	RFP15N05
MTP10N06	RFP15N06
MTP10N08	RFP12N08
MTP10N10	RFP12N10
MTP10N12	RFP10N12
MTP10N15	RFP10N15
MTP12N05	RFP15N05
MTP12N06	RFP15N06
MTP12N08	RFP12N08
MTP12N10	RFP12N10
MTP12N18	RFP12N18
MTP12N20	RFP12N20
MTP15N05	RFP15N05
MTP15N06	RFP15N06
MTP15N12	RFP15N12
MTP15N15	RFP15N15
MTP20N08	RFP18N08
MTP25N05	RFP25N05

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
MTP25N06	RFP25N06
MTP8P08	RFP8P08
MTP8P10	RFP8P10
NOS100B	RFL1N15
NOS101B	RFL1N12
NOS102B	RFL1N08
PA40N200LM	IRF131
PA40N200LT	IRF531
PA40N200SM	IRF131
PA40N200ST	IRF531
PA40N280LM	IRF132
PA40N280LT	IRF532
PA40N280SM	IRF132
PA40N280ST	IRF532
PA40N300LM	IRF121
PA40N300LT	IRF521
PA40N300SM	IRF121
PA40N300ST	IRF521
PA75N150LM	RFM15N06
PA75N150LT	RFP15N06
PA75N150SM	RFM15N06
PA75N150ST	RFP15N06
PA125N40LM	RFK45N06
PA125N40LP	RFK45N06
PA125N40SM	RFK45N06
PA125N40ST	RFH45N06
PA125N60LM	RFK45N06
PA125N60LP	RFK45N06
PA125N60SM	RFK45N06
PA125N60SP	RFH45N06
PB40N400LM	IRF122
PB40N400LT	IRF522
PB40N400SM	IRF122
PB40N400ST	IRF522
PB75N180LM	IRF130
PB75N180LT	IRF530
PB75N180SM	IRF130
PB75N180ST	IRF530
PB125N60LM	IRF150
PB125N60LP	RFH35N10
PB125N60SM	IRF150
PB125N60SP	RFH35N10
PB125N80LM	IRF152
PB125N80LP	RFH35N10
PB125N80SM	IRF152
PB125N80SP	RFH35N10
PC40N500LM	IRF231
PC40N500LT	IRF631
PC40N500SM	IRF231
PC40N500ST	IRF631
PC40N800LM	IRF221
PC40N800LT	IRF621
PC40N800SM	IRF221
PC40N800ST	IRF621
PC75N250LM	IRF243
PC75N250LT	IRF643
PC75N250SM	IRF243
PC75N250ST	IRF643
PC75N400LM	IRF231
PC75N400LT	IRF631
PC75N400SM	IRF231
PC75N400ST	IRF631
PC125N130LM	IRF253
PC125N130LP	RFH30N15
PC125N130SM	IRF253
PC125N130SP	RFH30N15
PC125N180LM	IRF241
PC125N180LP	RFH30N15
PC125N180LT	IRF641
PC125N180SM	IRF241
PC125N180SP	RFH30N15

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
PM509P	IRF523
PM510P	IRF521
PM512M	IRF131
PM512P	IRF531
PM604P	IRF511
PM605P	IRF523
PM608M	IRF121
PM608P	IRF521
PM609P	IRF521
PM610P	IRF521
PM612M	IRF131
PM612P	IRF531
PM614M	IRF131
PM614P	IRF531
PM804P	IRF510
PM805P	IRF522
PM808M	RFM12N08
PM808P	RFP12N08
PM814M	IRF131
PM814P	IRF531
PM1003P	IRF512
PM1004P	IRF510
PM1006M	IRF122
PM1006P	IRF522
PM1010M	RFM12N10
PM1010P	RFP12N10
PM1203P	IRF621
PM1204P	IRF631
PM1206M	RFM10N12
PM1206P	RFP10N12
PM1210M	RFM15N12
PM1210P	RFP15N12
PM1503P	IRF623
PM1504P	IRF623
PM1506M	IRF631
PM1506P	IRF231
PM1510M	RFM10N15
PM1510P	RFP10N15
SEF120	IRF120
SEF121	IRF121
SEF122	IRF122
SEF123	IRF123
SEF130	IRF130
SEF131	IRF131
SEF132	IRF132
SEF133	IRF133
SEF150	IRF150
SEF151	IRF151
SEF152	IRF152
SEF153	IRF153
SEF220	IRF220
SEF221	IRF221
SEF222	IRF222
SEF223	IRF223
SEF230	IRF230
SEF231	IRF231
SEF232	IRF232
SEF233	IRF233
SEF240	IRF240
SEF241	IRF241
SEF243	IRF243
SEF320	IRF320
SEF321	IRF321
SEF322	IRF322
SEF323	IRF323
SEF330	IRF330
SEF331	IRF331
SEF332	IRF332
SEF333	IRF333
SEF420	IRF420

# Industry Replacement Guide

## Power MOSFETs

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE	INDUSTRY TYPE	HARRIS REPLACEMENT TYPE	INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
SEF421	IRF421	SEFM7N45	RFK10N45	SGSP317	IRF632
SEF422	IRF422	SEFM7N50	RFK10N50	SGSP319	IRF820
SEF423	IRF423	SEFM8N18	IRF230	SGSP321	RFP15N06
SEF430	IRF430	SEFM8N20	IRF230	SGSP322	RFP15N05
SEF431	IRF431	SEFM10N05	IRF133	SGSP330	IRF821
SEF432	IRF432	SEFM10N06	IRF133	SGSP331	IRF722
SEF433	IRF433	SEFM10N08	IRF120	SGSP332	IRF723
SEF510	IRF510	SEFM10N10	IRF120	SGSP351	IRF522
SEF511	IRF511	SEFM12N05	IRF131	SGSP352	IRF522
SEF512	IRF512	SEFM12N06	IRF131	SGSP354	IRF823
SEF513	IRF513	SEFM12N08	RFM12N08	SGSP357	IRF521
SEF520	IRF520	SEFM12N10	RFM12N10	SGSP358	IRF521
SEF521	IRF521	SEFM15N05	RFM15N05	SGSP361	RFP15N05
SEF522	IRF522	SEFM15N06	RFM15N06	SGSP362	RFP18N08
SEF523	IRF523	SEFM15N18	RFK25N18	SGSP364	IRF831
SEF530	IRF530	SEFM15N20	RFK25N20	SGSP365	IRF730
SEF531	IRF531	SEFM25N05	RFM25N05	SGSP366	IRF731
SEF532	IRF532	SEFM25N06	RFM25N06	SGSP367	RFP12N20
SEF533	IRF533	SEFM25N08	RFK35N08	SGSP369	IRF830
SEF620	IRF620	SEFM25N10	RFK35N10	SGSP381	RFP25N06
SEF621	IRF621	SEFM35N05	FRK45N05	SGSP382	RFP25N05
SEF622	IRF620	SEFM35N06	RFK45N06	SGSP422	RFH45N08
SEF623	IRF623	SEFP2N45	IRF823	SGSP461	RFH35N10
SEF630	IRF620	SEFP3N35	IRF323	SGS462	RFH35N08
SEF631	IRF631	SEFP3N40	IRF322	SGSP463	RFH12N35
SEF632	IRF632	SEFP4N45	IRF831	SGSP464	RFH10N45
SEF633	IRF633	SEFP4N50	IRF830	SGSP465	RFH12N40
SEF710	IRF722	SEFP5N05	IRF123	SGSP466	RFH12N35
SEF711	IRF723	SEFP5N06	IRF123	SGSP467	RFH12N35
SEF712	IRF722	SEFP5N18	RFP8N18	SGSP469	RFH10N50
SEF713	IRF722	SEFP5N20	RFP8N20	SGSP471	RFH35N10
SEF720	IRF720	SEFP5N35	IRF331	SGSP472	RFH35N08
SEF721	IRF721	SEFP5N40	IRF330	SGSP474	RFH10N45
SEF722	IRF722	SEFP8N18	RFP12N18	SGSP475	RFH12N40
SEF723	IRF723	SEFP8N20	RFP12N10	SGSP476	RFH12N35
SEF730	IRF730	SEFP10N05	IRF133	SGSP477	RFH25N20
SEF731	IRF731	SEFP10N06	IRF133	SGSP479	RFH10N50
SEF732	IRF732	SEFP10N08	RFP12N08	SGSP481	RFH35N08
SEF733	IRF733	SEFP10N10	RFP12N10	SGSP482	RFH35N08
SEF820	IRF820	SEFP12N05	RFP15N05	SGSP491	RFH45N06
SEF821	IRF821	SEFP12N06	RFP15N06	SGSP492	RFH45N05
SEF822	IRF822	SEFP12N08	RFP12N08	SGSP511	IRF120
SEF823	IRF823	SEFP12N10	RFP12N10	SGSP512	IRF120
SEF830	IRF830	SEFP15N05	RFP15N05	SGSP516	IRF331
SEF831	IRF831	SEFP15N06	RFP15N06	SGSP517	IRF232
SEF832	IRF832	SEFP25N05	RFP25N05	SGSP519	IRF420
SEF833	IRF833	SEFP25N06	RFP25N06	SGSP530	IRF421
SEFF120	IRFF120	SGSP101	IRFF110	SGSP531	IRF322
SEFF121	IRFF121	SGSP102	RFL1N08	SGSP532	IRF323
SEFF122	IRFF122	SGSP111	IRFF120	SGSP561	RFM18N10
SEFF123	IRFF123	SGSP112	IRFF120	SGSP562	RFM18N08
SEFH7N45	RFH10N45	SGSP116	IRFF230	SGSP563	IRF353
SEFH7N50	RFH10N50	SGSP117	IRFF330	SGSP564	IRF431
SEFH8N35	RFH12N35	SGSP119	IRFF430	SGSP565	IRF330
SEFH8N40	RFH12N40	SGSP121	IRFF131	SGSP566	IRF331
SEFH15N18	RFH25N18	SGSP122	IRFF131	SGSP567	RFM12N20
SEFH15N20	RFH25N20	SGSP130	IRFF421	SGSP569	IRF430
SEFH25N08	RFH35N08	SGSP131	IRFF322	SGSP571	RFK35N10
SEFH25N10	RFH35N10	SGSP132	IRFF323	SGSP572	RFK35N08
SEFH35N05	RFH45N05	SGSP139	IRFF420	SGSP573	IRF351
SEFH35N06	RFH45N06	SGSP151	IRFF122	SGSP574	RFM10N45
SEFM2N45	IRF423	SGSP152	IRFF122	SGSP577	RFH25N20
SEFM3N35	IRF323	SGSP154	IRFF423	SGSP579	RFM10N50
SEFM3N40	IRF322	SGSP157	IRFF121	SGSP581	RFK45N06
SEFM4N45	IRF431	SGSP158	IRFF121	SGSP582	RFK45N05
SEFM4N50	IRF430	SGSP301	RFP2N10	SGSP591	RFK45N06
SEFM5N18	RFM8N18	SGSP302	RFP2N10	SGSP592	RFK45N05
SEFM5N20	RFM8N20	SGSP311	IRF520	TN0106N2	RFL1N08
SEFM5N35	RFM7N35	SGSP312	IRF520	TN0110N2	RFL1N10
SEFM5N40	RFM7N40	SGSP316	IRF723	TN0520N2	RFL1N20

# Industry Replacement Guide

## Power MOSFETs

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
UNF120	IRF120
UNF121	IRF121
UNF122	IRF122
UNF123	IRF123
UNF130	IRF130
UNF131	IRF131
UNF132	IRF132
UNF133	IRF133
UNF150	IRF150
UNF151	IRF151
UNF152	IRF152
UNF153	IRF153
UNF220	IRF220
UNF221	IRF221
UNF222	IRF222
UNF223	IRF223
UFN230	IRF230
UFN231	IRF231
UNF232	IRF232
UFN233	IRF233
UFN240	IRF240
UFN241	IRF241
UFN243	IRF243
UFN250	IRF250
UFN251	IRF251
UFN252	IRF252
UFN253	IRF253
UFN320	IRF320
UFN321	IRF321
UFN322	IRF322
UFN323	IRF323
UFN330	IRF330
UFN331	IRF331
UFN332	IRF332
UFN333	IRF333
UFN350	IRF350
UFN351	IRF351
UFN352	IRF352
UFN353	IRF353
UFN420	IRF420
UFN421	IRF421
UFN422	IRF422
UFN423	IRF423
UFN430	IRF430
UFN431	IRF431
UFN432	IRF432
UFN433	IRF433
UFN450	IRF450
UFN451	IRF451
UFN452	IRF452
UFN453	IRF453
UFN510	IRF510
UFN511	IRF511
UFN512	IRF512
UFN513	IRF513
UFN520	IRF520
UFN521	IRF521
UFN522	IRF522
UFN523	IRF523
UFN530	IRF530
UFN531	IRF531
UFN532	IRF532
UFN533	IRF533
UFN610	IRF610
UFN611	IRF611
UFN612	IRF612
UFN613	IRF613
UFN620	IRF620
UFN621	IRF621
UFN622	IRF622

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
UFN623	IRF623
UFN630	IRF630
UFN631	IRF631
UFN632	IRF632
UFN633	IRF633
UFN641	IRF641
UFN643	IRF643
UFN710	IRF722
UFN711	IRF723
UFN712	IRF722
UFN713	IRF723
UFN720	IRF720
UFN721	IRF721
UFN722	IRF722
UNF723	IRF723
UFN730	IRF730
UFN731	IRF731
UFN732	IRF732
UFN733	IRF733
UFN820	IRF820
UFN821	IRF821
UFN822	IRF822
UFN823	IRF823
UFN830	IRF830
UFN831	IRF831
UFN832	IRF832
UFN833	IRF833
UFNF432	IRFF432
UFNF433	IRFF433
UFNF110	IRFF110
UFNF111	IRFF111
UFNF112	IRFF112
UFNF113	IRFF113
UFNF120	IRFF120
UFNF121	IRFF121
UFNF122	IRFF122
UFNF123	IRFF123
UFNF130	IRFF130
UFNF131	IRFF131
UFNF132	IRFF132
UFNF133	IRFF133
UFNF210	IRFF210
UFNF211	IRFF211
UFNF212	IRFF212
UFNF213	IRFF213
UFNF220	IRFF220
UFNF221	IRFF221
UFNF222	IRFF222
UFNF223	IRFF223
UFNF230	IRFF230
UFNF231	IRFF231
UFNF232	IRFF232
UFNF233	IRFF233
UFNF320	IRFF320
UFNF321	IRFF321
UFNF322	IRFF322
UFNF323	IRFF323
UFNF330	IRFF330
UFNF331	IRFF331
UFNF332	IRFF332
UFNF333	IRFF333
UFNF420	IRFF420
UFNF421	IRFF421
UFNF422	IRFF422
UFNF423	IRFF423
UFNF430	IRFF430
UFNF431	IRFF431
UFNF432	IRFF432
UFNF433	IRFF433
VM1210N1	RFM12N10

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
VN10KE	IRFF113
VN30AB	RFL2N05
VN35AA	IRF513
VN35AB	RFL2N05
VN35AK	RFL2N05
VN40AD	IRF513
VN46AD	IRF513
VN64GA	IRF133
VN66AD	IRF513
VN66AK	RFL2N06
VN67AA	IRF513
VN67AB	RFL2N06
VN67AD	IRF513
VN67AK	RFL2N06
VN88AD	IRF510
VN89AB	RFL1N08
VN89AD	IRF512
VN90AA	IRF512
VN90AB	RFL1N10
VN98AK	RFL1N10
VN99AA	IRF512
VN99AK	RFL1N10
VN0104N2	RFL1N08
VN0104N5	IRF513
VN0106N2	RFL1N08
VN0106N5	IRF513
VN0109N2	RFL1N10
VN0109N4	IRFF112
VN0109N5	RFP2N10
VN0110N2	IRFF112
VN0110N5	IRF512
VN0114N2	IRFF223
VN0114N5	IRF611
VN0116N2	RFL1N18
VN0116N5	RFP2N18
VN0120N2	RFL1N20
VN0120N5	RFP2N20
VN0204N2	RFL2N05
VN0204N5	IRF513
VN0206N2	RFL2N06
VN0206N5	IRF513
VN0210N2	RFL1N10
VN0210N5	IRF512
VN0215N2	IRFF231
VN0215N5	IRF633
VN0216N2	RFL1N18
VN0216N5	RFP2N18
VN0220N2	RFL1N20
VN0220N5	RFP2N20
VN0300B	RFL2N05
VN0300D	RFP4N05
VN0330N1	IRF353
VN0330N2	IRFF331
VN0335N1	IRF323
VN0335N2	IRFF323
VN0335N5	IRF723
VN0340N1	IRF320
VN0340N2	IRFF322
VN0340N5	IRF322
VN0345N1	IRF421
VN0345N2	IRFF423
VN0345N5	IRF823
VN0350N1	IRF420
VN0350N2	IRFF422
VN0350N5	IRF822
VN0400A	RFM15N05
VN0400D	RFP15N05
VN0401A	RFM15N05
VN0401D	RFP15N05
VN0430N1	IRF351

# Industry Replacement Guide

## Power MOSFETs

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
VN0435N1	IRF351
VN0440N1	IRF350
VN0445N1	IRF451
VN0450N1	IRF450
VN0545N2	IRFF423
VN0600A	RFM25N06
VN0600D	RFP25N06
VN0601A	RFM15N06
VN0601D	RFP15N06
VN0800A	RFM18N08
VN0800D	RFP18N08
VN0801A	RFM12N08
VN0801D	RFP12N08
VN1000A	IRF130
VN1000D	IRF530
VN1001A	IRF132
VN1001D	IRF532
VN1106N1	IRF121
VN1106N2	IRFF111
VN1106N5	IRF511
VN1110N1	IRF122
VN1110N2	IRFF130
VN1110N5	IRF522
VN1116N1	IRF222
VN1116N2	IRFF222
VN1116N5	IRF613
VN1120N1	IRF222
VN1120N2	IRFF212
VN1120N5	IRF612
VN1156N1	IRF231
VN1156N2	IRFF231
VN1156N5	IRF631
VN1200A	RFM15N12
VN1200D	RPF15N12
VN1201A	RFM15N12
VN1201D	RFP15N12
VN1204N1	IRF121
VN1204N2	IRFF121
VN1204N5	IRF521
VN1206B	RFL1N12
VN1206D	RFP2N12
VN1206N1	IRF121
VN1206N2	IRFF121
VN1206N3	IRF521
VN1210N2	IRFF120
VN1210N5	IRF520
VN1215N1	IRF241
VN1215N2	IRFF231
VN1215N5	IRF641

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
VN1216N1	IRF220
VN1216N2	IRFF220
VN1216N5	IRF620
VN1220N1	IRF220
VN1220N2	IRFF220
VN1220N5	IRF620
VN1304N2	RFL1N08
VN1306N2	RFL1N08
VN1310N2	RFL1N10
VN1315N2	IRFF213
VN1320N2	IRFF212
VN1706B	RFL1N18
VN1706D	RFP2N18
VN2345N1	RFM6N45
VN2345N5	RFP6N45
VN2350N1	RFM6N50
VN2350N5	RFP6N50
VN2406B	IRF723
VN3500A	RFM7N35
VN3500D	RFP7N35
VN3501A	IRF331
VN3501D	IRF731
VN4000A	RFM7N40
VN4000D	RFP7N40
VN4001A	IRF330
VN4001D	IRF730
VN4501A	RFM6N45
VN4501D	RFP6N45
VN4502A	IRF431
VN4502D	IRF831
VN5001A	RFM6N50
VN5001D	IRF430
VN5002	RFP6N50
VN5002A	IRF430
VN5002D	IRF830
VP0104N2	RFL1P08
VP0104N5	RFP2P08
VP0106N2	RFL1P08
VP0106N5	RFP2P08
VP0109N5	RFP2P08
VP0204N2	RFL1P08
VP0204N5	RFP2P08
VP0206N2	RFL1P08
VP0206N5	RFP2P08
VP0210N2	RFL1P10
VP1106N1	RFM6P08
VP1106N5	RFP6P08
VP1110N1	RFM6P10
VP1110N5	RFP6P10

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
ZVN0102B	IRFF113
ZVN0102L	IRF513
ZVN0106B	RFL1N08
ZVN0106L	RFP2N08
ZVN0108B	RFL1N08
ZVN0108L	RFP2N08
ZVN2104B	IRFF113
ZVN2104L	IRF513
ZVN2106B	IRFF113
ZVN2106L	IRF513
ZVN2110B	RFL1N10
ZVN2110L	RFP2N10
ZVN2202B	IRFF123
ZVN2202L	IRF523
ZVN2202M	IRF123
ZVN2204B	IRFF123
ZVN2204L	IRF523
ZVN2204M	IRF123
ZVN2206B	IRFF123
ZVN2206L	IRF523
ZVN2206M	IRF123
ZVN2208B	IRFF112
ZVN2208L	IRF512
ZVN2208M	IRF122
ZVN2210B	IRFF112
ZVN2210L	IRF512
ZVN2210M	IRF122
ZVN2215B	IRFF213
ZVN2215L	IRF613
ZVN2215M	IRF223
ZVN2220B	IRFF212
ZVN2220L	IRF612
ZVN2220M	IRF222
ZVP0102B	RFL1P08
ZVP0102L	RFP2P08
ZVP2104B	RFL1P08
ZVP2104L	RFP2P08
ZVP2106B	RFL1P08
ZVP2106L	RFP2P08
ZVP2202L	RFP6P08
ZVP2202M	RFM6P08
ZVP2204L	RFP6P08
ZVP2204M	RFM6P08
ZVP2206L	RFP6P08
ZVP2206M	RFM6P08
ZVP2208M	RFM6P08
ZVP2210M	RFM6P10
ZVP2215L	RFP5P15
ZVP2215M	RFM5P15



# POWER MOSFETS

# 3

## PRODUCT PROFILES

	PAGE
<b>ADVANCED POWER MOS</b> .....	3-3
Current Limiting MOSFETs .....	3-3
Voltage Clamping, Current Limiting MOSFETs .....	3-3
Current Sensing MOSFETs .....	3-3
<b>MOSFETs LOGIC LEVEL PRODUCT SERIES</b> .....	3-4
<b>POWER MOSFETs</b> .....	3-5
Rugged and Standard IRF-Series Power MOSFETs .....	3-5
N-Channel Power MOSFET .....	3-5
<b>MOSFETs</b> .....	3-6
N-Channel .....	3-6
P-Channel .....	3-15
JEDEC N-Channel .....	3-17
JEDEC P-Channel .....	3-17
<b>IGBTs</b> .....	3-18
<b>IGBTs w/ INTEGRAL REVERSE DIODE</b> .....	3-20
<b>IGBTs w/ CURRENT SENSING</b> .....	3-20

3

PRODUCT PROFILES




# Advanced Power MOS

## Current Limiting MOSFETs

### Features:

- Current Limits to a Pre-Set Level in a Shorted Load Condition
- Monolithic Device Incorporates a Bipolar Transistor, 2 Resistors, a Zener Diodes and a Power MOSFET
- ESD Protected to 2kV
- "Logic-Level" Gate Input Allows Fully on Condition at 5V

### Terminal Diagram



Maximum Ratings				Package
$BV_{DSS}$ (V)	$I_{DS(LIM)}$ (A)	$r_{DS(ON)}$ ( $\Omega$ )	ESD (kV)	TO-220
80	1	0.75	2	RLP1N08LE
80	5.5	0.12	2	RLP5N08LE




## Voltage Clamping, Current Limiting MOSFETs


### Features:

- Current Limits to a Pre-Set Level in a Shorted Load Condition
- Monolithic Device Incorporates a Bipolar Transistor, 2 Resistors, 2 Zener Diodes and a Power MOSFET
- Excessive Drain-Source Voltage Clamped by Active Region Turn-On

### Terminal Diagram



Maximum Ratings				Package
$BV_{DSS}$ (V)	$I_{DS(LIM)}$ (A)	$r_{DS(ON)}$ ( $\Omega$ )	ESD (kV)	TO-220
60	1	0.75	2	RLP1N06CLE




## Current Sensing MOSFETs


### Features:

- Built-In Current Sensing Function to be Used as a Feed-Back Signal for Control and/or Protection
- Low  $R_{DS(ON)} = 0.1\Omega$
- Current Sensing Ratio =  $1560 \pm 2.5\%$
- Avalanche Energy Rated for Ruggedness

### Terminal Diagram










Maximum Ratings				Package
$BV_{DSS}$ (V)	$I_{DS}$ (A)	$r_{DS(ON)}$ ( $\Omega$ )	ESD (kV)	TS-001
100	18A	0.10	-	RFB18N10CS



# MOSFETs

## Logic Level Product Series

Package											
				Maximum Ratings				TO-205AF	TO-204AA	TO-251	TO-252
$BV_{DSS}$ (V)	$I_{BS}$ (A)	$R_{DS(ON)}$ ( $\Omega$ )	$E_{AS}$ (mJ)								
<b>N-Channel</b>											
50	2	0.750	N.R.	RFL2N05L	RFM15N05L	RFD14N05L RFD16N05L	RFD14N05LSM RFD16N05LSM	RFP4N05L RFP14N05L RFP15N05L	RFP25N05L RFP50N05L	RFG50N05L	
	4	0.600	N.R.								
	14	0.100	100								
	15	0.140	N.R.								
	16	0.047	200								
	25	0.047	200								
50	0.022	*									
60	2	0.750	N.R.	RFL2N06L	RFM15N06L RFM25N06L	RFD4N06L RFD12N06RLE RFD3055RLE	RFD4N06LSM RFD12N06LES RFD3055RLES	RFP4N06L RFP12N06RLE RFP3055RLE RFP15N06L RFP17N06L			RFW2N06RLE
	2	0.160	*								
	4	0.600	N.R.								
	12	0.135	*								
	12	0.160	*								
	15	0.140	N.R.								
	17	0.100	N.R.								
25	0.070	N.R.									
80	1	1.200	N.R.	RFL1N08L	RFM12N08L	RFD3N08L	RFD3N08LSM	RFP2N08L RFP12N08L RFP15N08L			
	2	1.050	N.R.								
	3	0.800	N.R.								
	12	0.200	N.R.								
	15	0.140	N.R.								
100	1	1.200	N.R.	RFL1N10L 2N6901**	RFM12N10L 2N6902**			RFP2N10L RFP12N10L			
	1.5	1.400	N.R.								
	2	1.050	N.R.								
	12	0.200	N.R.								
120	1	1.900	N.R.	RFL1N12L	RFM10N12L			RFP2N12L RFP10N12L			
	2	1.750	N.R.								
	10	0.300	N.R.								
150	1	1.900	N.R.	RFL1N15L	RFM10N15L			RFP2N15L RFP10N15L			
	2	1.750	N.R.								
	10	0.300	N.R.								
180	1	3.650	N.R.	RFL1N18L	RFM8N18L			RFP2N18L RFP8N18L			
	2	3.500	N.R.								
	8	0.500	N.R.								
200	1	3.650	N.R.	RFL1N20L 2N6903**	RFM8N20L 2N6904**			RFP2N20L RFP8N20L			
	1.5	3.650	N.R.								
	2	3.500	N.R.								
	8	0.650	N.R.								
	8	0.500	N.R.								
<b>P-Channel</b>											
30	8	0.300	*			RFD8P03L	RFD8P03LSM	RFP8P03L			

\*More complete ruggedness capability now specified; UIS current vs time in avalanche graph on data sheet  
**SHADING** indicates Developmental Products - N.R., Not Rated for UIS capability - \*\* QPL Approved Types

# Power MOSFETs

## Rugged and Standard IRF-Series Power MOSFETs

The Rugged Series of Power MOSFETs are designed, tested and guaranteed to withstand a specified level of circuit induced electrical stress in the breakdown avalanche mode of operation. These are n-channel enhancement mode polysilicon gate power field effect transistors designed for applications such as switching regulators, switching converters, motor and relay drivers and drivers for high power bipolar switching transistors requiring high speed and low gate drive power.

Using state-of-the-art integrated circuit processing techniques these Rugged MOSFETs provide superior performance in inductive switching applications. The design is optimized to suppress the parasitic bipolar transistor and improve system reliability. These types can be driven directly from integrated circuits.


Rugged Series devices are identified by the suffix letter R following the type number.

### Features:


- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Allows Reduced Protection Circuitry
- Reduced Drive Requirements
- Increased System Reliability

## N-Channel Power MOSFET


Cross Section of Chip Structure



Junction Diagram Showing Biasing Arrangements



Schematic Symbol



# MOSFETS N-Channel

Package																				
		TO-205AF	TO-204	TO-251	TO-252	TO-220AB	TO-247	TO-218	MO-093	4 PIN DIP										
Maximum Ratings		$BV_{DSS}$ (V)	$I_{DS}$ (A)	$R_{DS(ON)}$ ( $\Omega$ )	$E_{AS}$ (mJ)															
<b>N-Channel</b>																				
50V	2.0	0.80	NR	RFL2N05																
	4.0	0.95	NR						RFP4N05											
	13.0	0.120	NR						BUZ71A											
	14.0	0.100	NR						BUZ71											
	14.0	0.100	100						RFD14N05SM	RFP14N05										
	15.0	0.140	NR						RFD16N05	RFP15N05										
	16.0	0.047	200						RFD16N05SM											
	25.0	0.047	200						RFP25N05											
	30.0	0.040	NR						BUZ11											
	45.0	0.040	NR						RFK45N05											
	50.0	0.022	400																	
	75.0	0.010	800							RFP50N05	RFG50N05									
	100.0	0.010	800																	
60V	0.40	3.2	NR																	
	0.05	2.4	NR																	
	0.80	2.0	NR																	
	0.95	4.0	NR	RFL2N06																
	8.00	0.36	NR																	
	9.20	0.27	NR						IRF123											
	15.00	0.14	NR						IRF121											
	25.00	0.07	NR						RFM15N06											
	33.00	0.08	150						RFM25N06											
	34.0	0.085	150						IRF153(R)											
	40.0	0.055	150						IRF151(R)											
	45.0	0.04	NR						RFK45N06											
	70.0	0.014																		
80V	0.80	0.8	19																	
	1.0	0.6	19																	
	1.0	1.2	NR	RFL1N08																
	1.1	0.4	36																	
	1.3	0.3	36																	
	2.0	1.05	NR																	
	3.0	0.8	19	IRFF113(R)																
	3.5	0.6	19	IRFF111(R)																
	4.9	0.74	19																	
	5.0	0.4	36	IRFF123(R)																
	5.6	0.54	19																	
	6.0	0.3	36	IRFF121(R)																
	7.0	0.25	69	IRFF133(R)																
8.0	0.36	36																		
8.0	0.18	69	IRFF131(R)																	










# MOSFETS

N-Channel (Continued)

Package				Maximum Ratings											
				$BV_{DSS}$ (V)	$I_{DS}$ (A)	$R_{DS(on)}$ ( $\Omega$ )	$E_{AS}$ (m)	TO-205AF	TO-204	TO-251	TO-252	TO-220AB	TO-247	TO-218	MO-093
<b>N-Channel</b>															
80V (cont)	8.4	0.27	36				IRFU121	IRFR121							
	9.2	0.27	36						IRF521(R)						
	12.0	0.20	NR						RFP12N08						
	12.0	0.23	50						IRF133(R)						
	12.0	0.23	69						IRF533(R)						
	14.0	0.16	50						IRF131(R)						
	14.0	0.16	69						IRF531(R)						
	18.0	0.10	NR						RFM18N08						
	25.0	0.10	100						IRF143(R)						
	25.0	0.10	230						IRF543(R)						
	27.0	0.099	100							IRFP143R					
	28.0	0.077	100						IRF141(R)						
	28.0	0.077	230							IRF541(R)					
	31.0	0.077	100							IRFP141R					
	35.0	0.055	NR								RFH35N08				
100V	0.4	3.2	NR											IRFD122	
	0.5	2.4	NR											IRFD120	
	0.8	0.8	19											IRFD112(R)	
	1.0	0.6	19											IRFD110(R)	
	1.0	1.2	NR	RFL1N10											
	1.1	0.4	36											IRFD122(R)	
	1.3	0.3	36											IRFD120(R)	
	2.0	1.05	NR												
	3.0	0.8	19	IRFF112(R)											
	3.5	0.6	19	IRFF110(R)											
	4.9	0.74	19							IRF512(R)					
	5.0	0.4	36	IRFF122(R)											
	5.6	0.54	19							IRF510(R)					
	6.0	0.3	36	IRFF120(R)											
	7.0	0.25	69	IRFF132(R)											
	8.0	0.36	36							IRF522(R)					
	8.0	0.18	69	IRFF130(R)											
	8.0	0.36	NR		IRF122										
	8.4	0.27	36			IRFU120	IRFR120								
	9.0	0.25	NR							BUZ72A					
	9.2	0.27	36							IRF520(R)					
	9.2	0.27	NR		IRF120										
	12.0	0.2	NR		RFM12N10					RFP12N10					
	12.0	0.2	NR							BUZ20					
	12.0	0.23	50		IRF132(R)										
	12.0	0.23	69							IRF532(R)					

# MOSFETS










## N-Channel (Continued)

Package		        									
		TO-205AF	TO-204	TO-251	TO-252	TO-220AB	TO-247	TO-218	MO-093	4 PIN DIP	
Maximum Ratings		$BV_{DSS}$ (V)	$I_{DS}$ (A)	$R_{DS(ON)}$ ( $\Omega$ )	$E_{AS}$ (mJ)						
<b>N-Channel</b>											
100V (cont)	14.0	0.16	50		IRF130(R)						
	14.0	0.16	69					IRF530(R)			
	4.7	0.54	19			IRFU110	IRFR110				
	18.0	0.1	NR		RFM18N10			RFP18N10			
	19.0	0.1	NR					BUZ21			
	22.0	0.080	*					RFP22N10			
	25.0	0.10	100		IRF142(R)						
	25.0	0.10	230					IRF542(R)			
	27.0	0.099	100						IRFP142R		
	28.0	0.077	100		IRF140(R)						
	28.0	0.077	230					IRF540(R)			
	31.0	0.077	100						IRFP140R		
	33.0	0.08	150		IRF152(R)						
	34.0	0.085	150						IRFP152(R)		
	35.0	0.055	NR		RFK35N10					RFH35N10	
	40.0	0.055	150		IRF150(R)				IRFP150(R)		
	40.0	0.040	*					RFP40N10	RFG40N10		
120V	1.0	1.9	NR	RFL1N12							
	2.0	1.75	NR					RFP2N12			
	4.0	0.4	NR	RFL4N12							
	10.0	0.3	NR		RFM10N12			RFP10N12			
	15.0	0.15	NR		RFM15N12			RFP15N12			
	30.0	0.075	NR		RFK30N12				RFH30N12		
150V	0.30	6.5	NR								IRFD2Z3
	0.32	5.0	NR								IRFD2Z1
	0.45	2.4	30								IRFD213(R)
	0.60	1.5	30								IRFD211(R)
	0.70	1.2	85								IRFD223(R)
	0.80	0.8	85								IRFD221(R)
	1.0	1.9	NR	RFL1N15							
	1.8	2.4	30	IRFF213(R)							
	2.0	1.75	NR					RFP2N15			
	2.2	1.5	30	IRFF211(R)							
	2.6	2.4	46					IRF613(R)			
	3.0	1.2	85	IRFF223(R)							
	3.3	1.5	46					IRF611(R)			
	3.5	0.8	85	IRFF221(R)							
	4.0	0.4	NR	RFL4N15							
	4.0	1.2	NR		IRF223						
	4.0	1.2	85					IRF623(R)			
4.5	0.6	85	IRFF233(R)								












# MOSFETS

## N-Channel (Continued)

Package		Maximum Ratings													
		$BV_{DSS}$ (V)	$I_{DS}$ (A)	$R_{DS(ON)}$ ( $\Omega$ )	$E_{AS}$ (mJ)	TO-205AF	TO-204	TO-251	TO-252	TO-220AB	TO-247	TO-218	MO-093	4 PIN DIP	
<b>N-Channel</b>															
150V (cont)	4.6	0.8	85				IRFU221	IRFR221							
	5.0	0.8	NR			IRF221									
	5.0	0.8	85							IRF621(R)					
	5.5	0.4	85		IRFF231(R)										
	8.0	0.6	150			IRF233(R)				IRF633(R)					
	9.0	0.4	150			IRF231(R)				IRF631(R)					
	10.0	0.3	NR			RFM10N15				RFP10N15					
	15.0	0.15	NR			RFM15N15				RFP15N15					
	16.0	0.22	510								IRFP243R				
	16.0	0.22	580			IRF243(R)				IRF643(R)					
	18.0	0.18	510								IRFP241(R)				
	18.0	0.18	580			IRF241(R)				IRF641(R)					
	25.0	0.12	910			IRF253(R)									
	27.0	0.12	810								IRFP253(R)				
30.0	0.075	NR				RFK30N15						RFH30N15			
30.0	0.085	910				IRF251(R)									
33.0	0.085	810									IRFP251(R)				
180V	1.0	3.65	NR		RFL1N18										
	2.0	3.5	NR												
	8.0	0.5	NR			RFM8N18				RFP2N18					
	12.0	0.25	NR			RFM12N18				RFP8N18					
	25.0	0.15	NR			RFK25N18				RFP12N18					
200V	0.30	6.5	NR											IRFD2Z2	
	0.32	5.0	NR											IRFD2Z0	
	0.45	2.4	30											IRFD212(R)	
	0.60	1.5	30											IRFD210(R)	
	0.70	1.2	85											IRFD222(R)	
	0.80	0.8	85											IRFD220(R)	
	1.0	3.65	NR		RFL1N20										
	1.8	2.4	30		IRFF212(R)										
	2.0	3.5	NR							RFP2N20					
	2.2	1.5	30		IRFF210(R)										
	2.6	2.4	46							IRF612(R)					
	3.0	1.2	85		IRFF222(R)										
	3.3	1.5	46							IRF610(R)					
	3.5	0.8	85		IRFF220(R)										
	3.8	1.2	85					IRFU222	IRFR222						
	4.0	1.2	NR				IRF222								
4.0	1.2	85							IRF622(R)						
4.5	0.6	85		IRFF232(R)											
4.6	0.8	85					IRFU220	IRFR220							










# MOSFETS

## N-Channel (Continued)

Package		Maximum Ratings												
		$V_{DSS}$ (V)	$I_{DS}$ (A)	$R_{DS(ON)}$ ( $\Omega$ )	$E_{AS}$ (mJ)	TO-205AF	TO-204	TO-251	TO-252	TO-220AB	TO-247	TO-218	MO-093	4 PIN DIP
<b>N-Channel</b>														
200V (cont)	5.0	0.8	NR			IRF220								
	5.0	0.8	NR						IRF620(R)					
	5.5	0.4	85		IRFF230(R)									
	5.8	0.6	NR											
	8.0	0.5	NR							BUZ73A				
	8.0	0.6	150			IRF232(R)				RFP6N20				
	9.0	0.4	150			IRF230(R)				IRF632(R)				
	9.5	0.4	NR			RFM8N20				IRF630(R)				
	12.0	0.25	NR			RFM12N20				BUZ32				
	12.5	0.2	NR							RFP12N20				
	16.0	0.22	510							BUZ31				
	16.0	0.22	580			IRF242(R)					IRFP242R			
	18.0	0.18	510							IRF642(R)				
	18.0	0.18	580			IRF240(R)					IRFP240R			
	25.0	0.12	910			IRF252(R)				IRF640(R)				
	25.0	0.15	NR			RFK25N20								
	27.0	0.12	810									RFH25N20		
	30.0	0.085	910			IRF250(R)					IRFP252(R)			
33.0	0.085	810												
250V	3.3	1.5	120							IRFP250(R)				
	3.8	1.1	120						IRF625					
	6.5	0.68	180			IRF235			IRF624					
	8.1	0.45	180			IRF234			IRF635					
	13.0	0.34	550			IRF245			IRF634					
	14.0	0.28	550			IRF244			IRF645	IRFP245				
	15.0	0.28	550						IRF644					
	20.0	0.17	1000			IRF255				IRFP244				
	21.0	0.17	1000											
	22.0	0.14	1000			IRF254				IRFP255				
	23.0	0.14	1000											
	275V	3.3	1.5	120							IRFP254			
3.8		1.1	120						IRF627					
6.5		0.68	180			IRF237			IRF626					
8.1		0.45	180			IRF236			IRF637					
13.0		0.34	550			IRF247			IRF636					
14.0		0.28	550			IRF246			IRF647	IRFP247				
15.0		0.28	550						IRF646					
20.0		0.17	1000			IRF257				IRFP246				
21.0		0.17	1000											
22.0		0.14	1000			IRF256				IRFP257				
23.0	0.14	1000							IRFP256					










# MOSFETS

N-Channel (Continued)

Maximum Ratings				Package									
													
BV <sub>DSS</sub> (V)	I <sub>DS</sub> (A)	R <sub>DS(ON)</sub> (Ω)	E <sub>AS</sub> (mJ)	TO-205AF	TO-204	TO-251	TO-252	TO-220AB	TO-247	TO-218	MO-093	4 PIN DIP	
<b>N-Channel</b>													
350V	0.3	5.0	45									IRFD313(R)	
	0.4	3.6	45									IRFD311(R)	
	0.4	2.5	100									IRFD323(R)	
	0.5	1.8	100									IRFD321(R)	
	1.15	5.0	150		IRFF313(R)								
	1.35	3.6	150		IRFF311(R)								
	1.7	5.0	120						IRF713(R)				
	2.0	3.6	120						IRF711(R)				
	2.0	2.5	100		IRFF323(R)								
	2.5	1.8	100		IRFF321(R)								
	2.8	2.5	190						IRF723(R)				
	2.8	2.5	NR			IRF323							
	3.0	1.5	300		IRFF333(R)								
	3.1	1.8	190				IRFU321	IRFR321					
	3.3	1.8	190						IRF721(R)				
	3.3	1.8	NR			IRF321							
	3.5	1.0	300		IRFF331(R)								
	4.0	2.0	NR			RFM4N35			RFP4N35				
	4.5	1.5	300			IRF333(R)			IRF733(R)				
	5.5	1.0	300			IRF331(R)			IRF731(R)				
	7.0	0.75	NR			RFM7N35			RFP7N35				
	8.0	0.8	520						IRF743(R)				
	8.3	0.8	520			IRF343(R)							
	8.7	0.8	480							IRFP343R			
	10.0	0.55	520			IRF341(R)			IRF741(R)				
	11.0	0.55	480							IRFP341R			
	12.0	0.5	NR			RFM12N35					RFH12N35		
13.0	0.4	700			IRF353(R)								
14.0	0.4	700							IRFP353(R)				
15.0	0.3	700			IRF351(R)				IRFP351(R)				
16.0	0.3	700											
400V	0.3	5.0	45									IRFD312(R)	
	0.4	3.6	45									IRFD310(R)	
	0.4	2.5	100									IRFD322(R)	
	0.5	1.8	100									IRFD320(R)	
	1.15	5.0	150		IRFF312(R)								
	1.35	3.6	150		IRFF310(R)								
	1.7	5.0	120						IRF712(R)				
	2.0	3.6	120						IRF710(R)				
	2.0	2.5	100		IRFF322(R)								
	2.5	1.8	100		IRFF320(R)								

# MOSFETS

## N-Channel (Continued)

Package												
				TO-205AF	TO-204	TO-251	TO-252	TO-220AB	TO-247	TO-218	MO-093	4 PIN DIP
Maximum Ratings				N-Channel								
BV <sub>DSS</sub> (V)	I <sub>DS</sub> (A)	R <sub>DS(ON)</sub> ( $\Omega$ )	E <sub>AS</sub> (m)									
400V (cont)	2.6	2.5	190			IRFU322	IRFR322					
	2.6	2.5	NR					BUZ76A				
	2.8	2.5	190					IRF722(R)				
	2.8	2.5	NR		IRF322							
	3.0	1.8	NR						BUZ76			
	3.0	1.5	300	IRFF332(R)								
	3.1	1.8	190			IRFU320	IRFR320					
	3.3	1.8	190						IRF720(R)			
	3.3	1.8	NR		IRF320							
	3.5	1.0	300	IRFF330(R)								
	4.0	2.0	NR		RFM4N40				RFP4N40			
	4.5	1.5	300		IRF332(R)				IRF732(R)			
	4.5	1.5	NR						BUZ60B			
	5.5	1.0	300		IRF330(R)				IRF730(R)			
	5.5	1.0	NR						BUZ60			
	7.0	0.75	NR		RFM7N40				RFP7N40			
	8.0	0.8	520						IRF742(R)			
	8.3	0.8	520		IRF342(R)					IRFP342R		
	8.7	0.8	480									
	10.0	0.55	520		IRF340(R)				IRF740(R)			
	11.0	0.55	480							IRFP340R		
	11.5	0.4	NR								BUZ351	
	12.0	0.5	NR		RFM12N40						RFH12N40	
	13.0	0.4	700		IRF352(R)							
	14.0	0.4	700							IRFP352(R)		
	15.0	0.3	700		IRF350(R)							
	16.0	0.3	700							IRFP350(R)		
	20.0	0.25	1200							IRFP362		
22.0	0.25	980		IRF362								
23.0	0.2	1200							IRFP360			
25.0	0.2	980		IRF360								
450V	1.4	4.0	210	IRFF423(R)								
	1.6	3.0	210	IRFF421(R)								
	2.2	4.0	210					IRF823(R)				
	2.2	4.0	NR		IRF423							
	2.25	2.0	300	IRFF433(R)								
	2.5	3.0	210			IRFU421	IRFR421	IRF821(R)				
	2.5	3.0	NR		IRF421							
	2.75	1.5	300	IRFF431(R)								
	3.0	3.0	NR		RFM3N45				RFP3N45			
	4.0	2.0	300		IRF433(R)				IRF833(R)			










# MOSFETS

N-Channel (Continued)

Package		Maximum Ratings				N-Channel										
		$V_{DSS}$ (V)	$I_{DS}$ (A)	$R_{DS(ON)}$ ( $\Omega$ )	$E_{AS}$ (mJ)	TO-205AF	TO-204	TO-251	TO-252	TO-220AB	TO-247	TO-218	MO-093	4 PIN DIP		
450V (cont)	4.5	1.5	300			IRF431(R)				IRF831(R)						
	6.0	1.25	NR			RFM6N45				RFP6N45						
	7.0	1.1	510			IRF443(R)				IRF843(R)						
	7.0	1.1	480							IRFP443R						
	8.0	0.85	510			IRF441(R)				IRF841(R)						
	8.0	0.85	480							IRFP441R						
	10.0	0.6	NR			RFM10N45						RFH10N45				
	11.0	0.5	860			IRF453(R)										
	12.0	0.5	860							IRFP453(R)						
	13.0	0.4	860			IRF451(R)										
	14.0	0.4	860							IRFP451(R)						
	500V	1.4	4.0	210			IRFF422(R)									
		1.6	3.0	210			IRFF420(R)									
		2.2	4.0	210				IRFU422	IRFR422	IRF822(R)						
2.2		4.0	NR			IRF422										
2.25		2.0	300			IRFF432(R)										
2.5		3.0	210				IRFU420	IRFR420	IRF820(R)							
2.5		3.0	NR			IRF420										
2.75		1.5	300			IRFF430(R)										
3.0		3.0	NR			RFM3N50				RFP3N50						
4.0		2.0	300			IRF432(R)				IRF832(R)						
4.0		2.0	NR							BUZ42						
4.5		1.5	300			IRF430(R)				IRF830(R)						
4.5		1.5	NR							BUZ41A						
6.0		1.25	NR			RFM6N50				RFP6N50						
7.0		1.1	510			IRF442(R)				IRF842(R)						
7.0		1.1	480								IRFP442(R)					
8.0		0.85	510			IRF440(R)				IRF840(R)						
8.0		0.85	480								IRFP440(R)					
8.3		0.8	NR			BUZ45A										
9.6		0.6	NR			BUZ45										
10.0		0.6	NR			RFM10N50						RFH10N50				
10.0		0.5	NR			BUZ45B										
11.0		0.5	860			IRF452(R)										
12.0		0.5	860							IRFP452(R)						
13.0		0.4	860			IRF450(R)										
14.0		0.4	860							IRFP450(R)						
17.0		0.35	960							IRFP462						
19.0	0.35	1220			IRF462											
20.0	0.27	960							IRFP460							
21.0	0.27	1200			IRF460											

# MOSFETS










## N-Channel (Continued)

Package												
				TO-205AF	TO-204	TO-251	TO-252	TO-220AB	TO-247	TO-218	MO-093	4 PIN DIP
Maximum Ratings												
B <sub>V</sub> DSS (V)	I <sub>DS</sub> (A)	R <sub>DS(on)</sub> (Ω)	E <sub>AS</sub> (mJ)									
<b>N-Channel</b>												
600V	5.4	1.6	570		IRFAC42R			IRFBC42R				
	5.9	1.6	410						IRFPC42R			
	6.2	1.2	570		IRFAC40R			IRFBC40R				
	6.8	1.2	410						IRFPC40R			
1000V	3.9	4.2	490							IRFPG42		
	4.3	3.5	490							IRFPG40		
	4.3	3.5	NR					RFP4N100				

\* More complete ruggedness capability now specified; UIS current vs time in avalanche graph data sheet










**SHADING** indicates Developmental Products - N.R. Not Rated for UIS capability - \*\*QPL Approved Types

**MOSFETS**  
P-Channel

Package												
				TO-205AF	TO-204	TO-251	TO-252	TO-220AB	TO-247	TO-218	MO-093	4 PIN DIP
Maximum Ratings				$BV_{DSS}$ (V)	$I_{DS}$ (A)	$R_{DS(ON)}$ ( $\Omega$ )	$E_{AS}$ (mJ)					
<b>P-Channel</b>												
50V	8.0	0.3	NR					RFD8P05	RFD8P05SM	RFP8P05		
	15.0	0.15	NR					RFD15P05	RFD15P05SM	RFP15P05		
	30.0	0.065	NR							RFP30P05	RFG30P05	
	60.0	0.026	NR								RFG60P05E	
60V	0.6	1.6	190									IRFD9113
	0.8	0.8	370									IRFD9123
	2.5	1.9	190						IRF9513			
	3.0	1.2	190						IRF9511			
	3.5	0.8	370	IRFF9123								
	4.0	0.6	370	IRFF9121								
	5.0	0.8	370						IRF9523			
	5.5	0.4	500	IRFF9133								
	6.0	0.6	370						IRF9521			
	6.5	0.3	500	IRFF9131								
	10.0	0.4	500		IRF9133				IRF9533			
	12.0	0.3	500		IRF9131				IRF9531			
	15.0	0.3	960		IRF9143				IRF9543			
	16.0	0.3	960							IRFP9143		
	19.0	0.2	960		IRF9141				IRF9541	IRFP9141		
	25.0	0.15	1300		IRF9151					IRFP9151		
30.0	0.075	NR						RFP30P06	RFG30P06			
60.0	0.030	NR							RFG60P06E			
80V	1.0	3.65	NR	RFL1P08								
	2.0	3.5	NR						RFP2P08			
	6.0	0.6	NR		RFM6P08				RFP6P08			
	8.0	0.4	NR		RFM8P08				RFP8P08			
	12.0	0.3	NR		RFM12P08				RFP12P08			
	25.0	0.15	NR		RFK25P08						RFH25P08	
100V	0.7	1.2	190									IRFD9110
	1.0	0.6	370									IRFD9120
	1.0	3.65	NR	RFL1P10								
	2.0	3.5	NR						RFP2P10			
	2.5	1.6	190									
	3.0	1.2	190						IRF9512			
	3.5	0.8	370	IRFF9122					IRF9510			
	4.0	0.6	370	IRFF9120								
	5.0	0.8	370						IRF9522			
	5.5	0.4	500	IRFF9132								
6.0	0.6	370						IRF9520				

# MOSFETS



## P-Channel (Continued)

Package												
				TO-205AF	TO-204	TO-251	TO-252	TO-220AB	TO-247	TO-218	MO-093	4 PIN DIP
Maximum Ratings				P-Channel								
$V_{DSS}$ (V)	$I_{DS}$ (A)	$R_{DS(ON)}$ ( $\Omega$ )	$E_{AS}$ (mJ)									
100V (cont)	6.0	0.6	NR		RFM6P10			RFP6P10				
	8.0	0.3	500	IRFF9130								
	8.0	0.4	NR		RFM8P10			RFP8P10				
	10.0	0.4	500		IRF9132			IRF9532				
	12.0	0.3	500		IRF9130			IRF9530				
	12.0	0.3	NR		RFM12P10			RFP12P10				
	15.0	0.3	960		IRF9142			IRF9542				
	16.0	0.3	960						IRFP9142			
	19.0	0.2	960		IRF9140			IRF9540	IRFP9140			
	25.0	0.15	1300		IRF9150				IRFP9150			
	25.0	0.15	NR		RFK25P10					RFH25P10		
	120V	5.0	1.0	NR		RFM5P12			RFP5P12			
10.0		0.5	NR		RFM10P12			RFP10P12				
150V	0.45	2.4	290									IRFD9223
	2.0	2.4	290	IRFF9223								
	2.5	1.5	290	IRFF9221								
	3.0	2.4	290					IRF9623				
	3.5	1.5	290					IRF9621				
	3.5	1.2	500	IRFF9233								
	4.0	0.8	500	IRFF9231								
	5.0	1.0	NR		RFM5P15			RFP5P15				
	5.5	1.2	500		IRF9233			IRF9633				
	6.5	0.8	500		IRF9231			IRF9631				
	9.0	0.7	790		IRF9243			IRF9643				
	10.0	0.5	NR		RFM10P15			RFP10P15				
	10.0	0.7	790						IRFP9243			
	11.0	0.5	790		IRF9241			IRF9641				
	12.0	0.5	790						IRFP9241			
	200V	0.6	1.5	290								
2.0		2.4	290	IRFF9222								
2.5		1.5	290	IRFF9220								
3.0		2.4	290					IRF9622				
3.5		1.5	290					IRF9620				
3.5		1.2	500	IRFF9232								
4.0		0.8	500	IRFF9230								
5.5		1.2	500		IRF9232			IRF9632				
6.5		0.8	500		IRF9230			IRF9630				
9.0		0.7	790		IRF9242			IRF9642				
10.0		0.7	790						IRFP9242			
11.0		0.5	790		IRF9240			IRF9640				
12.0		0.5	790						IRFP9240			





# MOSFETs

## JEDEC N-Channel

Package				
BV <sub>DSS</sub> (V)	I <sub>DS</sub> (A)	R <sub>DS(ON)</sub> (Ω)	TO-205AF	TO-204
60	12.0 31.0	0.25 0.08		2N6755 2N6763
100	3.5 6.0 8.0 14.0 38.0	0.6 0.3 0.18 0.18 0.055	2N6782* 2N6788* 2N6796*	2N6756* 2N6764*
150	3.0 25.0	0.6 0.12		2N6757 2N6765
200	2.25 3.5 5.5 9.0 30.0	1.5 0.8 0.4 0.4 0.085	2N6784* 2N6790* 2N6798*	2N6758* 2N6766*
350	4.5 12.0	1.5 0.4		2N6759 2N6767
400	1.25 2.0 3.0 5.5 14.0	3.6 1.8 1.0 1.0 0.3	2N6786* 2N6792* 2N6800*	2N6760* 2N6768*
450	4.0 11.0	2.0 0.5		2N6761 2N6769
500	1.5 3.5 4.5 12.0	3.0 1.5 1.5 0.4	2N6794* 2N6802*	2N6762* 2N6770*

\* QPL Approved Types

## JEDEC P-Channel

Package				
BV <sub>DSS</sub> (V)	I <sub>DS</sub> (A)	R <sub>DS(ON)</sub> (Ω)	TO-205AF	TO-204
100	1.16 6.0 6.5 11.0 12.0 25.0	3.65 0.6 0.3 0.3 0.3 0.2	2N6895 2N6849	2N6896 2N6804 2N6897 2N6898
200	4.0	0.8	2N6851	

3

PRODUCT PROFILES


# IGBTs

Combines the characteristics of a power MOSFET, a bipolar transistor.


## Features:

- **Voltage Gated** Requires small gate power. Similar to standard power MOSFET
- **Turn Off** Turns off when gate drive is removed
- **On-State Voltage Drop** Nonlinear. Temperature independent. Unlike the typical 2X variation of a power MOSFET
- **Turn-On Speed** Fast! Comparable to a standard power MOSFET
- **Turn-Off Speed** Comparable to a bipolar transistor.


## Schematic Symbol



## Cross Section Of Chip Structure




## Junction Diagram Showing Biasing Arrangements




## Comparisons


Cost Comparison - 1K Price Less Than Half the MOSFET Price!




Size Comparison - 500V, 15A Capability



## R<sub>DS(ON)</sub> Performance Comparison



## Performance; I/V Characteristic N-Channel MOSFET vs. IGT (Same Size Dies)






# IGBTs

Package											
				Maximum Ratings				TO-204AA	TO-220AB	TO-247	TO-218AC
$V_{CES}$ (V)	$I_{CM}$ (A)	$I_{CM}$ (A)	$t$ ( $\mu$ S)								
400	5	10	1.0	2N6975							
			0.5	2N6977							
	6	7.5	1.0						HGTD6N40E1	HGTD6N40E1S	
									HGTD10N40F1	HGTD10N40F1S	
	10	12	1.2								
	10	17.5	1.0			HGTP10N40E1					
						HGTP10N40C1					
	12	17.5	1.0		HGTM12N40E1				HGTH12N40E1		
						HGTM12N40C1			HGTH12N40C1		
	15	35	1.0			HGTP15N40E1					
						HGTP15N40C1					
20	35	1.0		HGTM20N40E1				HGTH20N40E1			
					HGTM20N40C1			HGTH20N40C1			
500	5	10	1.0	2N6976							
			0.5	2N6978							
	6	7.5	1.0						HGTD6N50E1	HGTD6N50E1S	
									HGTD10N50F1	HGTD10N50F1S	
	10	12	1.2								
	10	17.5	1.0			HGTP10N50E1					
						HGTP10N50C1					
	12	17.5	1.0		HGTM12N50E1				HGTH12N50E1		
						HGTM12N50C1			HGTH12N50C1		
	15	35	1.0			HGTP15N50E1					
						HGTP15N50C1					
20	35	1.0		HGTM20N50E1				HGTH20N50E1			
					HGTM20N50C1			HGTH20N50C1			
600	12	48	0.6	HGTM12N60D1	HGTP12N60D1						
	24	96	0.6	HGTM24N60D1		HGTG24N60D1					
	32	200	0.8	HGTM32N60E2		HGTG32N60E2					
1000	20	100	0.68	HGTM20N100D2		HGTG20N100D2				HGTA32N60E2	
	34	200	0.87	HGTM34N100E2		HGTG34N100E2					
1200	20	100				HGTG20N120D2					
	30	200	0.75			HGTG30N120E2					

3  
PRODUCT PROFILES


# IGBTs w/ Integral Reverse Diode

Package							
Maximum Ratings				TO-220AB	TO-218AC	TO-247	
$V_{CES}$ (V)	$I_{C90}$ (A)	$I_{CM}$ (A)	$t_f$ ( $\mu$ S)				
400	6	7.5	1.0	HGTP6N40E1D			
	10	12	1.2	HGTP10N40F1D			
	10	17.5	1.0	HGTP10N40E1D			
			0.5	HGTP10N40C1D			
	12	17.5	1.0		HGTH12N40E1D		
			0.5		HGTH12N40C1D		
	20	35	1.0		HGTH20N40E1D		
			0.5		HGTH20N40C1D		
	500	6	7.5	1.0	HGTP6N50E1D		
		10	12	1.2	HGTP10N50F1D		
10		17.5	1.0	HGTP10N50E1D			
			0.5	HGTP10N50C1D			
12		17.5	1.0		HGTH12N50E1D		
			0.5		HGTH12N50C1D		
20		35	1.0		HGTH20N50E1D		
			0.5		HGTH20N50C1D		
						HGTG20N50C1D	
						HGTG12N60D1D	
600	12	48	0.6			HGTG24N60D1D	
	24	96	0.6			HGTG24N60D1D	

**NOTES:**

1.  $I_{C90}$  = maximum continuous current rating at  $T_C = 90^\circ\text{C}$
2.  $I_{CM}$  = maximum pulsed current rating
3.  $t_f$  measured at  $T_C = 150^\circ\text{C}$

# IGBTs w/ Current Sensing

Package				
Maximum Ratings				TS-001
$V_{CES}$ (V)	$I_{C90}$ (A)	$I_{CM}$ (A)	$t_f$ ( $\mu$ S)	
600	12	40	1.0	HGTB12N60D1C
	24	80	1.6	

**NOTES:**

1.  $I_{C90}$  = maximum continuous current rating at  $T_C = 90^\circ\text{C}$
2.  $I_{CM}$  = maximum pulsed current rating
3.  $t_f$  measured at  $T_C = 150^\circ\text{C}$

# POWER MOSFETS

# 4

## N-CHANNEL POWER MOSFETS

### DATA SHEETS

		PAGE
2N6755, 2N6756	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . .	4-5
2N6757, 2N6758	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . .	4-9
2N6759, 2N6760	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . .	4-13
2N6761, 2N6762	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . .	4-17
2N6763, 2N6764	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . .	4-21
2N6765, 2N6766	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . .	4-25
2N6767, 2N6768	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . .	4-29
2N6769, 2N6770	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors . . . . .	4-33
2N6782	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-37
2N6784	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . .	4-42
2N6786	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . .	4-47
2N6788	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-52
2N6790	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . .	4-57
2N6792	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . .	4-62
2N6794	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . .	4-67
2N6796	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-72
2N6798	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . .	4-77
2N6800	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . .	4-82
2N6802	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor . . . . .	4-87
BUZ11	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-92
BUZ20	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-96
BUZ21	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-100
BUZ32	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-105
BUZ351	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-110
BUZ41A	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-114
BUZ42	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-118
BUZ45	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-123
BUZ45A	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-127
BUZ45B	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-131
BUZ60	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-135
BUZ60B	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-139
BUZ71	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-143
BUZ71A	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-148
BUZ72A	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-153
BUZ73A	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-157
BUZ76	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-161
BUZ76A	N-Channel Enhancement-Mode Power Field-Effect Transistor . . . . .	4-165
IRF120, IRF121, IRF122, IRF123	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . .	4-169
IRF130/131/132/133, IRF130R/ 131R/132R/133R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-174
IRF140/141/142/143, IRF140R/ 141R/142R/143R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-179
IRF150/151/152/153, IRF150R/ 151R/152R/153R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-184
IRF220, IRF221, IRF222, IRF223	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . .	4-189
IRF230/231/232/233, IRF230R/231R/232R/233R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-194

\* R Suffix Types Only

# N-CHANNEL POWER MOSFETS (Continued)

## DATA SHEETS

	PAGE
IRF234, IRF235, IRF236, IRF237	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-199
IRF240/241/242/243, IRF240R/241R/242R/243R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-204
IRF244, IRF245, IRF246, IRF247	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-209
IRF250/251/252/253, IRF250R/251R/252R/253R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-214
IRF254, IRF255, IRF256, IRF257	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-219
IRF320, IRF321, IRF322, IRF323	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-224
IRF330/331/332/333, IRF330R/331R/332R/333R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-229
IRF340/341/342/343, IRF340R/341R/342R/343R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-234
IRF350/351/352/353, IRF350R/351R/352R/353R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-239
IRF360, IRF362	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-244
IRF420, IRF421, IRF422, IRF423	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-249
IRF430/431/432/433, IRF430R/431R/432R/433R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-254
IRF440/441/442/443, IRF440R/441R/442R/443R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-259
IRF450/451/452/453, IRF450R/451R/452R/453R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-264
IRF460, IRF462	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-269
IRF510/511/512/513, IRF510R/511R/512R/513R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-274
IRF520/521/522/523, IRF520R/521R/522R/523R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-279
IRF530/531/532/533, IRF530R/531R/532R/533R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-284
IRF540/541/542/543, IRF540R/541R/542R/543R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-289
IRF610/611/612/613, IRF610R/611R/612R/613R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-294
IRF620/621/622/623, IRF620R/621R/622R/623R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-299
IRF624, IRF625, IRF626, IRF627	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-304
IRF630/631/632/633, IRF630R/631R/632R/633R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-309
IRF634, IRF635, IRF636, IRF637	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-314
IRF640/641/642/643, IRF640R/641R/642R/643R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-319
IRF644, IRF645, IRF646, IRF647	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-324
IRF710/711/712/713, IRF710R/711R/712R/713R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-329
IRF720/721/722/723, IRF720R/721R/722R/723R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-334
IRF730/731/732/733, IRF730R/731R/732R/733R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-339
IRF740/741/742/743, IRF740R/741R/742R/743R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-344
IRF820/821/822/823, IRF820R/821R/822R/823R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-349
IRF830/831/832/833, IRF830R/831R/832R/833R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-354
IRF840/841/842/843, IRF840R/841R/842R/843R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-359
IRFAC40R/42R	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-364
IRFBC40R/42R	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-370
IRFD110/111/112/113, IRFD110R/111R/112R/113R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-376
IRFD120/121/122/123, IRFD120R/121R/122R/123R	N-Channel Power MOSFETs Avalanche Energy Rated* ..... 4-381

\* R Suffix Types Only

## N-CHANNEL POWER MOSFETS (Continued)

DATA SHEETS		PAGE
IRFD1Z0, IRFD1Z1, IRFD1Z2, IRFD1Z3	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . .	4-386
IRFD210/211/212/213, IRFD210R/211R/212R/213R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-391
IRFD220/221/222/223, IRFD220R/221R/222R/223R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-396
IRFD2Z0, IRFD2Z1, IRFD2Z2, IRFD2Z3	N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . .	4-401
IRFD310/311/312/313, IRFD310R/311R/312R/313R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-406
IRFD320/321/322/323, IRFD320R/321R/322R/323R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-411
IRFF110/111/112/113, IRFF110R/111R/112R/113R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-416
IRFF120/121/122/123, IRFF120R/121R/122R/123R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-421
IRFF130/131/132/133, IRFF130R/131R/132R/133R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-426
IRFF210/211/212/213, IRFF210R/211R/212R/213R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-431
IRFF220/221/222/223, IRFF220R/221R/222R/223R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-436
IRFF230/231/232/233, IRFF230R/231R/232R/233R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-441
IRFF310/311/312/313, IRFF310R/311R/312R/313R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-446
IRFF320/321/322/323, IRFF320R/321R/322R/323R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-451
IRFF330/331/332/333, IRFF330R/331R/332R/333R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-456
IRFF420/421/422/423, IRFF420R/421R/422R/423R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-461
IRFF430/431/432/433, IRFF430R/431R/432R/433R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-466
IRFP140R, IRFP141R, IRFP142R, IRFP143R	N-Channel Power MOSFETs Avalanche Energy Rated . . . . .	4-471
IRFP150/151/152/153, IRFP150R/151R/152R/153R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-476
IRFP240R, IRFP241R, IRFP242R, IRFP243R	N-Channel Power MOSFETs Avalanche Energy Rated . . . . .	4-481
IRFP244, IRFP245, IRFP246, IRFP247	N-Channel Power MOSFETs Avalanche Energy Rated . . . . .	4-486
IRFP250/251/252/253, IRFP250R/251R/252R/253R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-491
IRFP254, IRFP255, IRFP256, IRFP257	N-Channel Power MOSFETs Avalanche Energy Rated . . . . .	4-496
IRFP340R, IRFP341R, IRFP342R, IRFP343R	N-Channel Power MOSFETs Avalanche Energy Rated . . . . .	4-501
IRFP350/351/352/353, IRFP350R/351R/352R/353R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-506
IRFP360, IRFP362	N-Channel Power MOSFETs Avalanche Energy Rated . . . . .	4-511
IRFP440R, IRFP441R, IRFP442R, IRFP443R	N-Channel Power MOSFETs Avalanche Energy Rated . . . . .	4-516
IRFP450/451/452/453, IRFP450R/451R/452R/453R	N-Channel Power MOSFETs Avalanche Energy Rated* . . . . .	4-521
IRFP460, IRFP462	N-Channel Power MOSFETs Avalanche Energy Rated . . . . .	4-526
IRFPC40R, IRFPC42R	N-Channel Power MOSFETs Avalanche Energy Rated . . . . .	4-531
IRFPG40, IRFPG42	High Voltage N-Channel Enhancement-Mode Power Field-Effect Transistors . . . . .	4-537
IRFR120, IRFR121, IRFU120, IRFU121	N-Channel Power MOSFETs Avalanche Energy Rated . . . . .	4-542
IRFR220/221/222, IRFU220/221/222	N-Channel Power MOSFETs Avalanche Energy Rated . . . . .	4-547

\* R Suffix Types Only

# N-CHANNEL POWER MOSFETs (Continued)

## DATA SHEETS

	PAGE
IRFR320/321/322, IRFU320/321/322	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-552
IRFR420/421/422, IRFU420/421/422	N-Channel Power MOSFETs Avalanche Energy Rated ..... 4-557
RFL1N08, RFL1N10	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-562
RFL1N12, RFL1N15	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-566
RFL1N18, RFL1N20	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-570
RFL2N05, RFL2N06	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-574
RFP2N08, RFP2N10	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-578
RFP2N12, RFP2N15	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-582
RFP2N18, RFP2N20	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-586
RFM3N45, RFM3N50, RFP3N45, RFP3N50	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-590
RFP4N05, RFP4N06	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-594
RFL4N12, RFL4N15	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-598
RFM4N35, RFM4N40, RFP4N35, RFP4N40	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-602
RFP4N100	High Voltage N-Channel Enhancement-Mode Power Field-Effect Transistor ..... 4-606
RFM6N45, RFM6N50, RFP6N45, RFP6N50	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-610
RFM7N35, RFM7N40, RFP7N35, RFP7N40	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-614
RFM8N18, RFM8N20, RFP8N18, RFP8N20	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-618
RFM10N12, RFM10N15, RFP10N12, RFP10N15	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-622
RFH10N45, RFH10N50	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-626
RFM10N45, RFM10N50	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-630
RFM12N08, RFM12N10, RFP12N08, RFP12N10	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-634
RFM12N18, RFM12N20, RFP12N18, RFP12N20	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-638
RFH12N35, RFH12N40	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-642
RFM12N35, RFM12N40	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-646
RFD14N05, RFD14N05SM, RFP14N05	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) .... 4-650
RFM15N05, RFM15N06, RFP15N05, RFP15N06	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-655
RFM15N12, RFM15N15, RFP15N12, RFP15N15	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-661
RFD16N05, RFD16N05SM	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) .... 4-665
RFM18N08, RFM18N10, RFP18N08, RFP18N10	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-669
RFP22N10	N-Channel Enhancement-Mode Power Field-Effect Transistor (MegaFET) ..... 4-673
RFP25N05	N-Channel Enhancement-Mode Power Field-Effect Transistor (MegaFET) ..... 4-677
RFM25N06, RFP25N06	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-682
RFH25N18, RFH25N20	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-686
RFK25N18, RFK25N20	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-690
RFH30N12, RFH30N15	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-694
RFK30N12, RFK30N15	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-698
RFH35N08, RFH35N10	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-702
RFK35N08, RFK35N10	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-706
RFG40N10, RFP40N10	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) .... 4-710
RFH45N05, RFH45N06	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-715
RFK45N05, RFK45N06	N-Channel Enhancement-Mode Power Field-Effect Transistors ..... 4-719
RFP50N05, RFG50N05	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) .... 4-723
RFG75N05E, RFH75N05E	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) .... 4-728
RFA100N05E	N-Channel Enhancement-Mode Power Field-Effect Transistor (MegaFET) ..... 4-733



## N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

### Features


- 12A and 14A, 60V - 100V
- $r_{DS(on)} = 0.18\Omega$  and  $0.25\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6755 and 2N6756 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


These types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



4  
N-CHANNEL  
POWER MOSFETS

### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6755	2N6756	UNITS	
Drain-Source Voltage .....	$V_{DS}$	60*	100*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ).....	$V_{DGR}$	60*	100*	V
Continuous Drain Current				
$T_C = +25^\circ\text{C}$ .....	$I_D$	12*	14*	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	8.0*	9.0*	A
Pulsed Drain Current .....	$I_{DM}$	25	30	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$ (See Fig. 11) .....	$P_D$	75*	75*	W
$T_C = +100^\circ\text{C}$ (See Fig. 11) .....	$P_D$	30*	30*	W
Linear Derating Factor (See Fig. 11) .....		0.6*	0.6*	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	25	30	A
(See Figures 1 and 2, $L = 100\mu\text{H}$ )				
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$	-55 to +150*	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	$T_L$	300*	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)				

\*JEDEC registered values

# Specifications 2N6755, 2N6756


## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV <sub>DSS</sub> Drain - Source Breakdown Voltage	2N6755	60	-	-	V	$V_{GS} = 0$ $I_D = 1.0 \text{ mA}$
	2N6756	100	-	-	V	
V <sub>GS(th)</sub> Gate Threshold Voltage	ALL	2.0*	-	4.0*	V	$V_{DS} = V_{GS}$ , $I_D = 1 \text{ mA}$
I <sub>GSSF</sub> Gate - Body Leakage Forward	ALL	-	-	100*	nA	$V_{GS} = 20\text{V}$
I <sub>GSSR</sub> Gate - Body Leakage Reverse	ALL	-	-	100*	nA	$V_{GS} = -20\text{V}$
I <sub>DSS</sub> Zero Gate Voltage Drain Current	ALL	-	0.1	1.0*	mA	$V_{DS} = \text{Max. Rating}$ , $V_{GS} = 0$
		-	0.2	4.0*	mA	$V_{DS} = \text{Max. Rating}$ , $V_{GS} = 0$ , $T_C = 125^\circ\text{C}$
V <sub>DS(on)</sub> Static Drain-Source On-State Voltage ①	2N6755	-	-	3.0*	V	$V_{GS} = 10\text{V}$ , $I_D = 12\text{A}$
	2N6756	-	-	2.52*	V	$V_{GS} = 10\text{V}$ , $I_D = 14\text{A}$
R <sub>DS(on)</sub> Static Drain-Source On-State Resistance ①	2N6755	-	0.20	0.25*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 8\text{A}$
	2N6756	-	0.14	0.18*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 9\text{A}$
R <sub>DS(on)</sub> Static Drain-Source On-State Resistance ①	2N6755	-	-	0.45*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 8\text{A}$ , $T_C = 125^\circ\text{C}$
	2N6756	-	-	0.33*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 9\text{A}$ , $T_C = 125^\circ\text{C}$
g <sub>f1</sub> Forward Transconductance ①	ALL	4.0*	5.5	12.0*	S (Ω)	$V_{DS} = 15\text{V}$ , $I_D = 9\text{A}$
C <sub>iss</sub> Input Capacitance	ALL	350*	600	800*	pF	
C <sub>oss</sub> Output Capacitance	ALL	150*	300	500*	pF	$V_{GS} = 0$ , $V_{DS} = 25\text{V}$ , $f = 1.0 \text{ MHz}$
C <sub>rss</sub> Reverse Transfer Capacitance	ALL	50*	100	150*	pF	See Fig. 10
t <sub>d(on)</sub> Turn-On Delay Time	ALL	-	-	30*	ns	$V_{DD} \approx 36\text{V}$ , $I_D = 9\text{A}$ , $Z_\theta = 15\Omega$
t <sub>r</sub> Rise Time	ALL	-	-	75*	ns	(See Figs. 13 and 14)
t <sub>d(off)</sub> Turn-Off Delay Time	ALL	-	-	40*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t <sub>f</sub> Fall Time	ALL	-	-	45*	ns	

### Thermal Resistance

R <sub>thJC</sub> Junction-to-Case	ALL	-	-	1.67*	$^\circ\text{C}/\text{W}$	
R <sub>thCS</sub> Case-to-Sink	ALL	-	0.1	-	$^\circ\text{C}/\text{W}$	Mounting surface flat, smooth, and greased.
R <sub>thJA</sub> Junction-to-Ambient	ALL	-	-	30	$^\circ\text{C}/\text{W}$	Free Air Operation

### Body-Drain Diode Ratings and Characteristics

I <sub>S</sub> Continuous Source Current (Body Diode)	2N6755	-	-	12*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
	2N6756	-	-	14*	A	
I <sub>SM</sub> Pulsed Source Current (Body Diode)	2N6755	-	-	25	A	
	2N6756	-	-	30	A	
V <sub>SD</sub> Diode Forward Voltage ①	2N6755	0.85*	-	1.7*	V	$T_C = 25^\circ\text{C}$ , $I_S = 12\text{A}$ , $V_{GS} = 0$
	2N6756	0.90*	-	1.8*	V	$T_C = 25^\circ\text{C}$ , $I_S = 14\text{A}$ , $V_{GS} = 0$
t <sub>rr</sub> Reverse Recovery Time	ALL	-	300	-	ns	$T_J = 150^\circ\text{C}$ , $I_F = I_{SM}$ , $dI_F/dt = 100 \text{ A}/\mu\text{s}$
Q <sub>RR</sub> Reverse Recovered Charge	ALL	-	4.0	-	$\mu\text{C}$	$T_J = 150^\circ\text{C}$ , $I_F = I_{SM}$ , $dI_F/dt = 100 \text{ A}/\mu\text{s}$

\*JEDEC registered values. ① Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$




Fig. 1 - Clamped Inductive Test Circuit




Fig. 2 - Clamped Inductive Waveforms




Fig. 3 - Typical Output Characteristics




Fig. 4 - Typical Transfer Characteristics

# 2N6755, 2N6756




Fig. 5 - Typical Saturation Characteristics (2N6755)




Fig. 6 - Typical Saturation Characteristics (2N6756)




Fig. 7 - Typical Transconductance Vs. Drain Current




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Normalized Typical On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage

# 2N6755, 2N6756




Fig. 11 - Power Vs. Temperature Derating Curve




Fig. 13 - Switching Time Test Circuit




Fig. 12 - Typical Body-Drain Diode Forward Voltage




Fig. 14 - Switching Time Waveforms

## N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

### Features


- 8A and 9A, 150V - 200V
- $r_{DS(on)} = 0.4\Omega$  and  $0.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6757 and 2N6758 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


These types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6757	2N6758	UNITS
Drain-Source Voltage .....	$V_{DS}$ 150*	200*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	$V_{DGR}$ 150*	200*	V
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ .....	$I_D$ 8.0*	9.0*	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 5.0*	6.0*	A
Pulsed Drain Current .....	$I_{DM}$ 12	15	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ (See Figure 11) .....	$P_D$ 75*	75*	W
$T_C = +100^\circ\text{C}$ (See Figure 11) .....	$P_D$ 30*	30*	W
Linear Derating Factor (See Figure 11) .....	0.6*	0.6*	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 12	15	A
(See Figures 1 and 2, $L = 100\mu\text{H}$ )			
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150*	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	$T_L$ 300*	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

\*JEDEC registered values

# Specifications 2N6757, 2N6758

## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain - Source Breakdown Voltage	2N6757	150	-	-	V	$V_{GS} = 0$ $I_D = 1.0 \text{ mA}$
	2N6758	200	-	-	V	
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0*	-	4.0*	V	$V_{DS} = V_{GS}$ , $I_D = 1 \text{ mA}$
$I_{GSSF}$ Gate - Body Leakage Forward	ALL	-	-	100*	nA	$V_{GS} = 20\text{V}$
$I_{GSSR}$ Gate - Body Leakage Reverse	ALL	-	-	100*	nA	$V_{GS} = -20\text{V}$
$I_{DSS}$ Zero Gate Voltage Drain Current	ALL	-	0.1	1.0*	mA	$V_{DS} = \text{Max. Rating}$ , $V_{GS} = 0$
		-	0.2	4.0*	mA	$V_{DS} = \text{Max. Rating}$ , $V_{GS} = 0$ , $T_C = 125^\circ\text{C}$
$V_{DS(on)}$ Static Drain-Source On-State Voltage $\text{\textcircled{1}}$	2N6757	-	-	4.6*	V	$V_{GS} = 10\text{V}$ , $I_D = 8\text{A}$
	2N6758	-	-	3.6*	V	$V_{GS} = 10\text{V}$ , $I_D = 9\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance $\text{\textcircled{1}}$	2N6757	-	0.4	0.6*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 5\text{A}$
	2N6758	-	0.25	0.4*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 6\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance $\text{\textcircled{1}}$	2N6757	-	-	1.13*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 5\text{A}$ , $T_C = 125^\circ\text{C}$
	2N6758	-	-	0.75*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 6\text{A}$ , $T_C = 125^\circ\text{C}$
$g_{fs}$ Forward Transconductance $\text{\textcircled{1}}$	ALL	3.0*	5.0	9.0*	S (TJ)	$V_{DS} = 15\text{V}$ , $I_D = 6\text{A}$
$C_{iss}$ Input Capacitance	ALL	350*	600	800*	pF	$V_{GS} = 0$ , $V_{DS} = 25\text{V}$ , $f = 1.0 \text{ MHz}$
$C_{oss}$ Output Capacitance	ALL	100*	250	450*	pF	See Fig. 10
$C_{rss}$ Reverse Transfer Capacitance	ALL	40*	80	150*	pF	
$t_{d(on)}$ Turn-On Delay Time	ALL	-	-	30*	ns	$V_{DD} \approx 90\text{V}$ , $I_D = 6\text{A}$ , $Z_\theta = 15^\circ$
$t_r$ Rise Time	ALL	-	-	50*	ns	(See Figs. 13 and 14)
$t_d(off)$ Turn-Off Delay Time	ALL	-	-	50*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$ Fall Time	ALL	-	-	40*	ns	

### Thermal Resistance

$R_{thJC}$ Junction-to-Case	ALL	-	-	1.67*	$^\circ\text{C/W}$	
$R_{thCS}$ Case-to-Sink	ALL	-	0.1	-	$^\circ\text{C/W}$	Mounting surface flat, smooth, and greased.
$R_{thJA}$ Junction-to-Ambient	ALL	-	-	30	$^\circ\text{C/W}$	Free Air Operation

### Body-Drain Diode Ratings and Characteristics

$I_S$ Continuous Source Current (Body Diode)	2N6757	-	-	8.0*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
	2N6758	-	-	9.0*	A	
$I_{SM}$ Pulsed Source Current (Body Diode)	2N6757	-	-	12	A	
	2N6758	-	-	15	A	
$V_{SD}$ Diode Forward Voltage $\text{\textcircled{1}}$	2N6757	0.75*	-	1.50*	V	$T_C = 25^\circ\text{C}$ , $I_S = 8\text{A}$ , $V_{GS} = 0$
	2N6758	0.80*	-	1.60*	V	$T_C = 25^\circ\text{C}$ , $I_S = 9\text{A}$ , $V_{GS} = 0$
$t_{rr}$ Reverse Recovery Time	ALL	-	650	-	ns	$T_J = 150^\circ\text{C}$ , $I_F = I_{SM}$ , $dI_F/dt = 100 \text{ A}/\mu\text{s}$
$Q_{RR}$ Reverse Recovered Charge	ALL	-	10	-	$\mu\text{C}$	$T_J = 150^\circ\text{C}$ , $I_F = I_{SM}$ , $dI_F/dt = 100 \text{ A}/\mu\text{s}$

\*JEDEC registered values.  $\text{\textcircled{1}}$  Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$




Fig. 1 - Clamped Inductive Test Circuit




Fig. 2 - Clamped Inductive Waveforms




Fig. 3 - Typical Output Characteristics




Fig. 4 - Typical Transfer Characteristics




Fig. 5 - Typical Saturation Characteristics (2N6757)




Fig. 6 - Typical Saturation Characteristics (2N6758)




Fig. 7 - Typical Transconductance Vs. Drain Current




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Normalized Typical On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage

# 2N6757, 2N6758




Fig. 11 - Power Vs. Temperature Derating Curve




Fig. 12 - Typical Body-Drain Diode Forward Voltage




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms



August 1991

### Features


- 4.5A and 5.5A, 350V - 400V
- $r_{DS(on)} = 1.0\Omega$  and  $1.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6759 and 2N6760 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


These types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	2N6759	2N6760	UNITS
Drain-Source Voltage .....	$V_{DS}$ 350*	400*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	$V_{DGR}$ 350*	400*	V
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ .....	$I_D$ 4.5*	5.5*	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 3.0*	3.5*	A
Pulsed Drain Current .....	$I_{DM}$ 7.0	8.0	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ (See Figure 11) .....	$P_D$ 75*	75*	W
$T_C = +100^\circ\text{C}$ (See Figure 11) .....	$P_D$ 30*	30*	W
Linear Derating Factor (See Figure 11) .....	0.6*	0.6*	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 7.0	8.0	A
(See Figures 1 and 2, $L = 100\mu\text{H}$ )			
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150*	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	$T_L$ 300*	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

\*JEDEC registered values

# Specifications 2N6759, 2N6760

## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain - Source Breakdown Voltage	2N6759 2N6760	350 400	-	-	V	$V_{GS} = 0$ $I_D = 1.0 \text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0*	-	4.0*	V	$V_{DS} = V_{GS}$ , $I_D = 1 \text{ mA}$
$I_{GSSF}$ Gate - Body Leakage Forward	ALL	-	-	100*	nA	$V_{GS} = 20\text{V}$
$I_{GSSR}$ Gate - Body Leakage Reverse	ALL	-	-	100*	nA	$V_{GS} = -20\text{V}$
$I_{DSS}$ Zero Gate Voltage Drain Current	ALL	-	0.1 0.2	1.0* 4.0*	mA	$V_{DS} = \text{Max. Rating}$ , $V_{GS} = 0$ $V_{DS} = \text{Max. Rating}$ , $V_{GS} = 0$ , $T_C = 125^\circ\text{C}$
$V_{DS(on)}$ Static Drain-Source On-State Voltage $\text{\textcircled{1}}$	2N6759 2N6760	-	-	7.0* 6.7*	V	$V_{GS} = 10\text{V}$ , $I_D = 4.5\text{A}$ $V_{GS} = 10\text{V}$ , $I_D = 5.5\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance $\text{\textcircled{1}}$	2N6759 2N6760	-	1.0 0.8	1.5* 1.0*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 3\text{A}$ $V_{GS} = 10\text{V}$ , $I_D = 3.5\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance $\text{\textcircled{1}}$	2N6759 2N6760	-	-	3.3* 2.2*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 3\text{A}$ , $T_C = 125^\circ\text{C}$ $V_{GS} = 10\text{V}$ , $I_D = 3.5\text{A}$ , $T_C = 125^\circ\text{C}$
$g_{fs}$ Forward Transconductance $\text{\textcircled{1}}$	ALL	3.0*	4.5	9.0*	S (U)	$V_{DS} = 15\text{V}$ , $I_D = 3.5\text{A}$
$C_{iss}$ Input Capacitance	ALL	350*	600	800*	pF	$V_{GS} = 0$ , $V_{DS} = 25\text{V}$ , $f = 1.0 \text{ MHz}$
$C_{oss}$ Output Capacitance	ALL	50*	150	300*	pF	See Fig. 10
$C_{rss}$ Reverse Transfer Capacitance	ALL	20*	40	80*	pF	
$t_d(on)$ Turn-On Delay Time	ALL	-	-	30*	ns	$V_{DD} \cong 175\text{V}$ , $I_D = 3.5\text{A}$ , $Z_\theta = 15\Omega$
$t_r$ Rise Time	ALL	-	-	35*	ns	(See Figs. 13 and 14)
$t_d(off)$ Turn-Off Delay Time	ALL	-	-	55*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$ Fall Time	ALL	-	-	35*	ns	

### Thermal Resistance

$R_{thJC}$ Junction-to-Case	ALL	-	-	1.67*	$^\circ\text{C/W}$	
$R_{thCS}$ Case-to-Sink	ALL	-	0.1	-	$^\circ\text{C/W}$	Mounting surface flat, smooth, and greased.
$R_{thJA}$ Junction-to-Ambient	ALL	-	-	30	$^\circ\text{C/W}$	Free Air Operation

### Body-Drain Diode Ratings and Characteristics

$I_S$ Continuous Source Current (Body Diode)	2N6759 2N6760	-	-	4.5* 5.5*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
$I_{SM}$ Pulsed Source Current (Body Diode)	2N6759 2N6760	-	-	7.0 8.0	A	
$V_{SD}$ Diode Forward Voltage $\text{\textcircled{1}}$	2N6759 2N6760	0.70* 0.75*	-	1.4* 1.5*	V	$T_C = 25^\circ\text{C}$ , $I_S = 4.5\text{A}$ , $V_{GS} = 0$ $T_C = 25^\circ\text{C}$ , $I_S = 5.5\text{A}$ , $V_{GS} = 0$
$t_{rr}$ Reverse Recovery Time	ALL	-	-	550	ns	$T_J = 150^\circ\text{C}$ , $I_F = I_{SM}$ , $dI_F/dt = 100 \text{ A}/\mu\text{s}$
$Q_{RR}$ Reverse Recovered Charge	ALL	-	-	8.0	$\mu\text{C}$	$T_J = 150^\circ\text{C}$ , $I_F = I_{SM}$ , $dI_F/dt = 100 \text{ A}/\mu\text{s}$

\*JEDEC registered values.  $\text{\textcircled{1}}$  Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$




Fig. 1 - Clamped Inductive Test Circuit



Fig. 2 - Clamped Inductive Waveforms




Fig. 3 - Typical Output Characteristics




Fig. 4 - Typical Transfer Characteristics

# 2N6759, 2N6760




Fig. 5 - Typical Saturation Characteristics (2N6759)




Fig. 6 - Typical Saturation Characteristics (2N6760)




Fig. 7 - Typical Transconductance Vs. Drain Current




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Normalized Typical On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage

4  
N-CHANNEL  
POWER MOSFETS

# 2N6759, 2N6760




Fig. 11 - Power Vs. Temperature Derating Curve




Fig. 12 - Typical Body-Drain Diode Forward Voltage




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms

## N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

### Features


- 4.0A and 4.5A, 450V - 500V
- $r_{DS(on)} = 1.5\Omega$  and  $2.0\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6761 and 2N6762 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


These types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6761	2N6762	UNITS
Drain-Source Voltage .....	450*	500*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	450*	500*	V
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ .....	4.0*	5.5*	A
$T_C = +100^\circ\text{C}$ .....	2.5*	3.0*	A
Pulsed Drain Current .....	6.0	7.0	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ (See Figure 11) .....	75*	75*	W
$T_C = +100^\circ\text{C}$ (See Figure 11) .....	30*	30*	W
Linear Derating Factor (See Figure 11) .....	0.6*	0.6*	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	6.0	7.0	A
(See Figures 1 and 2, $L = 100\mu\text{H}$ )			
Operating and Storage Junction Temperature Range .....	-55 to +150*	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	300*	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

\*JEDEC registered values

4  
N-CHANNEL  
POWER MOSFETS

# Specifications 2N6761, 2N6762


## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain - Source Breakdown Voltage	2N6761 2N6762	450 500	-	-	V	$V_{GS} = 0$ $I_D = 4.0 \text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0*	-	4.0*	V	$V_{DS} = V_{GS}$ , $I_D = 1 \text{ mA}$
$I_{GSSF}$ Gate - Body Leakage Forward	ALL	-	-	100*	nA	$V_{GS} = 20\text{V}$
$I_{GSSR}$ Gate - Body Leakage Reverse	ALL	-	-	100*	nA	$V_{GS} = -20\text{V}$
$I_{DSS}$ Zero Gate Voltage Drain Current	ALL	-	0.1 0.2	1.0* 4.0*	mA	$V_{DS} = 0.8 \times \text{Max. Rating}$ , $V_{GS} = 0$ $V_{DS} = \text{Max. Rating}$ , $V_{GS} = 0$ , $T_C = 25^\circ\text{C}$ to $125^\circ\text{C}$
$V_{DS(on)}$ Static Drain-Source On-State Voltage $\text{\textcircled{1}}$	2N6761 2N6762	-	-	8.0* 7.7*	V	$V_{GS} = 10\text{V}$ , $I_D = 4\text{A}$ $V_{GS} = 10\text{V}$ , $I_D = 4.5\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance $\text{\textcircled{1}}$	2N6761 2N6762	-	1.5 1.3	2.0* 1.5*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 2.5\text{A}$ $V_{GS} = 10\text{V}$ , $I_D = 3.0\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance $\text{\textcircled{1}}$	2N6761 2N6762	-	-	4.4* 3.3*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 2.5\text{A}$ , $T_C = 125^\circ\text{C}$ $V_{GS} = 10\text{V}$ , $I_D = 3.0\text{A}$ , $T_C = 125^\circ\text{C}$
$g_{fs}$ Forward Transconductance $\text{\textcircled{1}}$	ALL	2.5*	3.5	7.5*	S ( $\Omega$ )	$V_{DS} = 16\text{V}$ , $I_D = 3\text{A}$
$C_{iss}$ Input Capacitance	ALL	350*	600	800*	pF	
$C_{oss}$ Output Capacitance	ALL	25*	100	200*	pF	$V_{GS} = 0$ , $V_{DS} = 25\text{V}$ , $f = 1.0 \text{ MHz}$ See Fig. 10
$C_{rss}$ Reverse Transfer Capacitance	ALL	15*	30	60*	pF	
$t_d(\text{on})$ Turn-On Delay Time	ALL	-	-	30*	ns	$V_{DD} \cong 225\text{V}$ , $I_D = 3\text{A}$ , $Z_\theta = 15\Omega$
$t_r$ Rise Time	ALL	-	-	30*	ns	(See Figs. 13 and 14)
$t_d(\text{off})$ Turn-Off Delay Time	ALL	-	-	55*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$ Fall Time	ALL	-	-	30*	ns	

### Thermal Resistance

$R_{thJC}$ Junction-to-Case	ALL	-	-	1.67*	$^\circ\text{C}/\text{W}$	
$R_{thCS}$ Case-to-Sink	ALL	-	0.1	-	$^\circ\text{C}/\text{W}$	Mounting surface flat, smooth, and gressed.
$R_{thJA}$ Junction-to-Ambient	ALL	-	-	30	$^\circ\text{C}/\text{W}$	Free Air Operation

### Body-Drain Diode Ratings and Characteristics

$I_S$ Continuous Source Current (Body Diode)	2N6761 2N6762	-	-	4.0* 4.5*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
$I_{SM}$ Pulsed Source Current (Body Diode)	2N6761 2N6762	-	-	6.0 7.0	A	
$V_{SD}$ Diode Forward Voltage $\text{\textcircled{1}}$	2N6761 2N6762	0.65* 0.7*	-	1.3* 1.4*	V	$T_C = 25^\circ\text{C}$ , $I_S = 4\text{A}$ , $V_{GS} = 0$ $T_C = 25^\circ\text{C}$ , $I_S = 4.5\text{A}$ , $V_{GS} = 0$
$t_{rr}$ Reverse Recovery Time	ALL	-	500	-	ns	$T_J = 150^\circ\text{C}$ , $I_F = I_{SM}$ , $dI_F/dt = 100 \text{ A}/\mu\text{s}$
$Q_{RR}$ Reverse Recovered Charge	ALL	-	7.0	-	$\mu\text{C}$	$T_J = 150^\circ\text{C}$ , $I_F = I_{SM}$ , $dI_F/dt = 100 \text{ A}/\mu\text{s}$

\*JEDEC registered values.  $\text{\textcircled{1}}$  Pulse Test: Pulse Width  $\leq 300 \mu\text{sec}$ , Duty Cycle  $\leq 2\%$




Fig. 1 - Clamped Inductive Test Circuit



Fig. 2 - Clamped Inductive Waveforms




Fig. 3 - Typical Output Characteristics




Fig. 4 - Typical Transfer Characteristics

# 2N6761, 2N6762




Fig. 5— Typical Saturation Characteristics (2N6761)




Fig. 6— Typical Saturation Characteristics (2N6762)




Fig. 7 — Typical Transconductance Vs. Drain Current




Fig. 8 — Maximum Safe Operating Area




Fig. 9— Normalized Typical On-Resistance Vs. Temperature




Fig. 10 — Typical Capacitance Vs. Drain-to-Source Voltage

# 2N6761, 2N6762




Fig. 11 - Power Vs. Temperature Derating Curve




Fig. 12 - Typical Body-Drain Diode Forward Voltage




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms



## N-Channel Enhancement-Mode Power MOS Field-Effect Transistors

August 1991

### Features


- 31A and 38A, 60V - 100V
- $r_{DS(on)} = 0.08\Omega$  and  $0.055\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6763 and 2N6764 are n-channel enhancement-mode silicon-gate power MOS field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


These types are supplied in the JEDEC TO-204AE steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6763	2N6764	UNITS
Drain-Source Voltage .....	$V_{DS}$ 60*	100*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	$V_{DGR}$ 60*	100*	V
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ .....	$I_D$ 31	38	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 20	24	A
Pulsed Drain Current .....	$I_{DM}$ 60	70	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20^*$	$\pm 20^*$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ (See Figure 11) .....	$P_D$ 150*	150*	W
$T_C = +100^\circ\text{C}$ (See Figure 11) .....	$P_D$ 60*	60*	W
Linear Derating Factor (See Figure 11) .....	1.2	1.2	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 60	70	A
(See Figures 1 and 2, $L = 100\mu\text{H}$ )			
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150*	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	$T_L$ 300*	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

\*JEDEC registered values

# Specifications 2N6763, 2N6764


## ELECTRICAL CHARACTERISTICS @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain - Source Breakdown Voltage	2N6763	60	-	-	V	$V_{GS} = 0$
	2N6764	100	-	-	V	$I_D = 1.0\text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0*	-	4.0*	V	$V_{DS} = V_{GS}, I_D = 1\text{ mA}$
$I_{GSSF}$ Gate - Body Leakage Forward	ALL	-	-	100*	nA	$V_{GS} = 20\text{V}$
$I_{GSSR}$ Gate - Body Leakage Reverse	ALL	-	-	100*	nA	$V_{GS} = -20\text{V}$
$I_{DSS}$ Zero Gate Voltage Drain Current	ALL	-	0.1	1.0*	mA	$V_{DS} = \text{Max. Rating}, V_{GS} = 0$
		-	0.2	4.0*	mA	$V_{DS} = \text{Max. Rating}, V_{GS} = 0, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ Static Drain-Source On-State Voltage ①	2N6763	-	-	2.48*	V	$V_{GS} = 10\text{V}, I_D = 31\text{A}$
	2N6764	-	-	2.09*	V	$V_{GS} = 10\text{V}, I_D = 38\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ①	2N6763	-	0.06	0.08*	$\Omega$	$V_{GS} = 10\text{V}, I_D = 20\text{A}$
	2N6764	-	0.045	0.055*	$\Omega$	$V_{GS} = 10\text{V}, I_D = 24\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ①	2N6763	-	-	0.136*	$\Omega$	$V_{GS} = 10\text{V}, I_D = 20\text{A}, T_C = 125^\circ\text{C}$
	2N6764	-	-	0.094*	$\Omega$	$V_{GS} = 10\text{V}, I_D = 24\text{A}, T_C = 125^\circ\text{C}$
$g_{fs}$ Forward Transconductance ①	ALL	9.0*	12.5	27*	S (U)	$V_{DS} = 15\text{V}, I_D = 24\text{A}$
$C_{iss}$ Input Capacitance	ALL	1000*	2000	3000*	pF	$V_{GS} = 0, V_{DS} = 25\text{V}, f = 1.0\text{ MHz}$ See Fig. 10
$C_{oss}$ Output Capacitance	ALL	500*	1000	1500*	pF	
$C_{rss}$ Reverse Transfer Capacitance	ALL	150*	350	500*	pF	
$t_{d(on)}$ Turn-On Delay Time	ALL	-	-	35*	ns	$V_{DD} \cong 24\text{V}, I_D = 24\text{A}, Z_o = 4.7\Omega$
$t_r$ Rise Time	ALL	-	-	100*	ns	(See Figs. 13 and 14)
$t_{d(off)}$ Turn-Off Delay Time	ALL	-	-	125*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$ Fall Time	ALL	-	-	100*	ns	

## Thermal Resistance

$R_{thJC}$ Junction-to-Case	ALL	-	-	0.83*	$^\circ\text{C/W}$	
$R_{thCS}$ Case-to-Sink	ALL	-	0.1	-	$^\circ\text{C/W}$	Mounting surface flat, smooth, and gressed.
$R_{thJA}$ Junction-to-Ambient	ALL	-	-	30	$^\circ\text{C/W}$	Free Air Operation

## Body-Drain Diode Ratings and Characteristics

$I_S$ Continuous Source Current (Body Diode)	2N6763	-	-	31*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
	2N6764	-	-	38*		
$I_{SM}$ Pulsed Source Current (Body Diode)	2N6763	-	-	60	A	
	2N6764	-	-	70		
$V_{SD}$ Diode Forward Voltage ①	2N6763	0.90*	-	1.8*	V	$T_C = 25^\circ\text{C}, I_S = 31\text{A}, V_{GS} = 0$
	2N6764	0.95*	-	1.9*	V	$T_C = 25^\circ\text{C}, I_S = 38\text{A}, V_{GS} = 0$
$t_{rr}$ Reverse Recovery Time	ALL	-	500	-	ns	$T_J = 150^\circ\text{C}, I_F = I_{SM}, dI_F/dt = 100\text{ A}/\mu\text{s}$
$Q_{RR}$ Reverse Recovered Charge	ALL	-	10	-	$\mu\text{C}$	$T_J = 150^\circ\text{C}, I_F = I_{SM}, dI_F/dt = 100\text{ A}/\mu\text{s}$

\*JEDEC registered values. ① Pulse Test: Pulse Width  $\leq 300\ \mu\text{sec}$ , Duty Cycle  $\leq 2\%$




Fig. 1 - Clamped inductive test circuit.




Fig. 2 - Clamped inductive waveforms.

# 2N6763, 2N6764




Fig. 3 - Typical output characteristics.




Fig. 4 - Typical transfer characteristics.




Fig. 5 - Typical saturation characteristics for the 2N6763.




Fig. 6 - Typical saturation characteristics for the 2N6764.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Maximum safe operating areas.

4  
N-CHANNEL  
POWER MOSFETS




Fig. 9 - Typical normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Power vs. temperature derating curve.




Fig. 12 - Typical body-drain diode forward voltage.




Fig. 13 - Switching time test circuit.




Fig. 14 - Switching time waveforms.

## N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

### Features


- 25A and 30A, 150V - 200V
- $r_{DS(on)} = 0.085\Omega$  and  $0.12\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6765 and 2N6766 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


These types are supplied in the JEDEC TO-204AE steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6765	2N6766	UNITS
Drain-Source Voltage .....	$V_{DS}$ 150*	200*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	$V_{DGR}$ 150*	200*	V
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ .....	$I_D$ 25*	30*	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 16*	19*	A
Pulsed Drain Current .....	$I_{DM}$ 50	60	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ (See Figure 11) .....	$P_D$ 150*	150*	W
$T_C = +100^\circ\text{C}$ (See Figure 11) .....	$P_D$ 60*	60*	W
Linear Derating Factor (See Figure 11) .....	1.2*	1.2*	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 50	60	A
(See Figures 1 and 2, $L = 100\mu\text{H}$ )			
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150*	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	$T_L$ 300*	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

\*JEDEC registered values

# Specifications 2N6765, 2N6766


## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain – Source Breakdown Voltage	2N6765	150	–	–	V	$V_{GS} = 0$ $I_D = 1.0\text{ mA}$
	2N6766	200	–	–	V	
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0*	–	4.0*	V	$V_{DS} = V_{GS}$ , $I_D = 1\text{ mA}$
$I_{GSSF}$ Gate – Body Leakage Forward	ALL	–	–	100*	nA	$V_{GS} = 20\text{V}$
$I_{GSSR}$ Gate – Body Leakage Reverse	ALL	–	–	100*	nA	$V_{GS} = -20\text{V}$
$I_{DSS}$ Zero Gate Voltage Drain Current	ALL	–	0.1	1.0*	mA	$V_{DS} = \text{Max. Rating}$ , $V_{GS} = 0$
		–	0.2	4.0*	mA	$V_{DS} = \text{Max. Rating}$ , $V_{GS} = 0$ , $T_C = 125^\circ\text{C}$
$V_{DS(on)}$ Static Drain-Source On-State Voltage <sup>①</sup>	2N6765	–	–	3.0*	V	$V_{GS} = 10\text{V}$ , $I_D = 25\text{A}$
	2N6766	–	–	2.7*	V	$V_{GS} = 10\text{V}$ , $I_D = 30\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance <sup>①</sup>	2N6765	–	0.09	0.12*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 16\text{A}$
	2N6766	–	0.07	0.085*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 19\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance <sup>①</sup>	2N6765	–	–	0.216*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 16\text{A}$ , $T_C = 125^\circ\text{C}$
	2N6766	–	–	0.153*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 19\text{A}$ , $T_C = 125^\circ\text{C}$
$g_{fs}$ Forward Transconductance <sup>①</sup>	ALL	9.0*	15.5	27*	S (S)	$V_{DS} = 15\text{V}$ , $I_D = 19\text{A}$
$C_{iss}$ Input Capacitance	ALL	1000*	2000	3000*	pF	$V_{GS} = 0$ , $V_{DS} = 25\text{V}$ , $f = 1.0\text{ MHz}$ See Fig. 10
$C_{oss}$ Output Capacitance	ALL	450*	800	1200*	pF	
$C_{rss}$ Reverse Transfer Capacitance	ALL	150*	300	500*	pF	
$t_{d(on)}$ Turn-On Delay Time	ALL	–	–	35*	ns	$V_{DD} \approx 95\text{V}$ , $I_D = 19\text{A}$ , $Z_o = 4.7\Omega$
$t_r$ Rise Time	ALL	–	–	100*	ns	(See Figs. 13 and 14)
$t_{d(off)}$ Turn-Off Delay Time	ALL	–	–	125*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$ Fall Time	ALL	–	–	100*	ns	

## Thermal Resistance

$R_{thJC}$ Junction-to-Case	ALL	–	–	0.83*	$^\circ\text{C/W}$	
$R_{thCS}$ Case-to-Sink	ALL	–	0.1	–	$^\circ\text{C/W}$	Mounting surface flat, smooth, and greased.
$R_{thJA}$ Junction-to-Ambient	ALL	–	–	30	$^\circ\text{C/W}$	Typical socket mount

## Body-Drain Diode Ratings and Characteristics

$I_S$ Continuous Source Current (Body Diode)	2N6765	–	–	25*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
	2N6766	–	–	30*	A	
$I_{SM}$ Pulsed Source Current (Body Diode)	2N6765	–	–	50	A	
	2N6766	–	–	60	A	
$V_{SD}$ Diode Forward Voltage <sup>①</sup>	2N6765	0.85*	–	1.7*	V	$T_C = 25^\circ\text{C}$ , $I_S = 25\text{A}$ , $V_{GS} = 0$
	2N6766	0.9*	–	1.8*	V	$T_C = 25^\circ\text{C}$ , $I_S = 30\text{A}$ , $V_{GS} = 0$
$t_{rr}$ Reverse Recovery Time	ALL	–	500	–	ns	$T_J = 150^\circ\text{C}$ , $I_F = I_{SM}$ , $dI_F/dt = 100\text{ A}/\mu\text{s}$
$Q_{RR}$ Reverse Recovered Charge	ALL	–	10	–	$\mu\text{C}$	$T_J = 150^\circ\text{C}$ , $I_F = I_{SM}$ , $dI_F/dt = 100\text{ A}/\mu\text{s}$

\*JEDEC registered values. <sup>①</sup> Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$




Fig. 1 – Clamped Inductive Test Circuit




Fig. 2 – Clamped Inductive Waveforms

# 2N6765, 2N6766




Fig. 3 - Typical Output Characteristics




Fig. 4 - Typical Transfer Characteristics




Fig. 5 - Typical Saturation Characteristics (2N6765)




Fig. 6 - Typical Saturation Characteristics (2N6766)




Fig. 7 - Typical Transconductance Vs. Drain Current




Fig. 8 - Maximum Safe Operating Area

4  
N-CHANNEL  
POWER MOSFETS

# 2N6765, 2N6766




Fig. 9—Normalized Typical On-Resistance Vs. Temperature




Fig. 10—Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11—Power Vs. Temperature Derating Curve




Fig. 12—Typical Body-Drain Diode Forward Voltage




Fig. 13—Switching Time Test Circuit




Fig. 14—Switching Time Waveforms



## N-Channel Enhancement-Mode Power MOS Field-Effect Transistors

August 1991

### Features


- 12A and 14A, 350V - 400V
- $r_{DS(on)} = 0.4\Omega$  and  $0.3\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6767 and 2N6768 are n-channel enhancement-mode silicon-gate power MOS field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


These types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6767	2N6768	UNITS
Drain-Source Voltage .....	$V_{DS}$ 350*	400*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	$V_{DGR}$ 350*	400*	V
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ .....	$I_D$ 12*	14*	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 7.75*	9*	A
Pulsed Drain Current .....	$I_{DM}$ 20	25	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20^*$	$\pm 20^*$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ (See Figure 11) .....	$P_D$ 150*	150*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....	1.2*	1.2*	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 20	25	A
(See Figures 1 and 2, $L = 100\mu\text{H}$ )			
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150*	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	$T_L$ 300*	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

\*JEDEC registered values


**Electrical Characteristics @  $T_C = 25^\circ\text{C}$  (Unless Otherwise Specified)**

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain – Source Breakdown Voltage	2N6767	350	–	–	V	$V_{GS} = 0$ $I_D = 1.0\text{ mA}$
	2N6768	400	–	–	V	
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0*	–	4.0*	V	$V_{DS} = V_{GS}$ , $I_D = 1\text{ mA}$
$I_{GSSF}$ Gate – Body Leakage Forward	ALL	–	–	100*	nA	$V_{GS} = 20\text{V}$
$I_{GSSR}$ Gate – Body Leakage Reverse	ALL	–	–	100*	nA	$V_{GS} = -20\text{V}$
$I_{DSS}$ Zero Gate Voltage Drain Current	ALL	–	0.1	1.0*	mA	$V_{DS} = \text{Max. Rating}$ , $V_{GS} = 0$
		–	0.2	4.0*	mA	$V_{DS} = \text{Max. Rating}$ , $V_{GS} = 0$ , $T_C = 125^\circ\text{C}$
$V_{DS(on)}$ Static Drain-Source On-State Voltage ①	2N6767	–	–	5.4*	V	$V_{GS} = 10\text{V}$ , $I_D = 12\text{A}$
	2N6768	–	–	5.6*	V	$V_{GS} = 10\text{V}$ , $I_D = 14\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ①	2N6767	–	0.3	0.4*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 7.75\text{A}$
	2N6768	–	0.25	0.3*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 9.0\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ①	2N6767	–	–	0.88*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 7.75\text{A}$ , $T_C = 125^\circ\text{C}$
	2N6768	–	–	0.66*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 9.0\text{A}$ , $T_C = 125^\circ\text{C}$
$g_{fs}$ Forward Transconductance ①	ALL	8.0*	11.0	24*	S (Ω)	$V_{DS} = 15\text{V}$ , $I_D = 9.0\text{A}$
$C_{iss}$ Input Capacitance	ALL	1000*	2000	3000*	pF	$V_{GS} = 0$ , $V_{DS} = 25\text{V}$ , $f = 1.0\text{ MHz}$ See Fig. 10
$C_{oss}$ Output Capacitance	ALL	200*	400	600*	pF	
$C_{rss}$ Reverse Transfer Capacitance	ALL	50*	100	200*	pF	
$t_d(on)$ Turn-On Delay Time	ALL	–	–	35*	ns	$V_{DD} \cong 180\text{V}$ , $I_D = 9.0\text{A}$ , $Z_o = 4.7\Omega$ (See Figs. 13 and 14)
$t_r$ Rise Time	ALL	–	–	65*	ns	
$t_d(off)$ Turn-Off Delay Time	ALL	–	–	150*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$ Fall Time	ALL	–	–	75*	ns	

**Thermal Resistance**

$R_{thJC}$ Junction-to-Case	ALL	–	–	0.83*	$^\circ\text{C/W}$	
$R_{thCS}$ Case-to-Sink	ALL	–	0.1	–	$^\circ\text{C/W}$	Mounting surface flat, smooth, and greased.
$R_{thJA}$ Junction-to-Ambient	ALL	–	–	30	$^\circ\text{C/W}$	Free Air Operation

**Body-Drain Diode Ratings and Characteristics**

$I_S$ Continuous Source Current (Body Diode)	2N6767	–	–	12*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 	
	2N6768	–	–	14*			
$I_{SM}$ Pulsed Source Current (Body Diode)	2N6767	–	–	20	A		
	2N6768	–	–	25			
$V_{SD}$ Diode Forward Voltage ①	2N6767	0.8*	–	1.6*	V		$T_C = 25^\circ\text{C}$ , $I_S = 12\text{A}$ , $V_{GS} = 0$
	2N6768	0.85*	–	1.7*	V		$T_C = 25^\circ\text{C}$ , $I_S = 14\text{A}$ , $V_{GS} = 0$
$t_{rr}$ Reverse Recovery Time	ALL	–	1000	–	ns	$T_J = 150^\circ\text{C}$ , $I_F = I_{SM}$ , $dI_F/dt = 100\text{ A}/\mu\text{s}$	
$Q_{RR}$ Reverse Recovered Charge	ALL	–	25	–	$\mu\text{C}$	$T_J = 150^\circ\text{C}$ , $I_F = I_{SM}$ , $dI_F/dt = 100\text{ A}/\mu\text{s}$	

\*JEDEC registered values. ① Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2\%$




Fig. 1 - Clamped inductive test circuit.




Fig. 2 - Clamped inductive waveforms.

# 2N6767, 2N6768




Fig. 3 - Typical output characteristics for both types.




Fig. 4 - Typical transfer characteristics for both types.




Fig. 5 - Typical saturation characteristics for the 2N6767.




Fig. 6 - Typical saturation characteristics for the 2N6768.




Fig. 7 - Typical transconductance versus drain current for both types.




Fig. 8 - Maximum safe operating area for both types.

4  
N-CHANNEL  
POWER MOSFETS




Fig. 9 - Typical normalized on-resistance versus temperature for both types.




Fig. 10 - Typical capacitance versus drain-to-source voltage for both types.




Fig. 11 - Power versus temperature derating curve for both types.




Fig. 12 - Typical body-drain diode forward voltage for both types.




Fig. 13 - Switching time test circuit.




Fig. 14 - Switching time waveforms

## N-Channel Enhancement-Mode Power MOS Field-Effect Transistors

August 1991

### Features


- 11A and 12A, 450V - 500V
- $r_{DS(on)} = 0.5\Omega$  and  $0.4\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6769 and 2N6770 are n-channel enhancement-mode silicon-gate power MOS field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


These types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	2N6769	2N6770	UNITS
Drain-Source Voltage .....	$V_{DS}$ 450*	500*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	$V_{DGR}$ 450*	500*	V
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ .....	$I_D$ 11	12	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 7	7.75	A
Pulsed Drain Current .....	$I_{DM}$ 20	25	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20^*$	$\pm 20^*$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ (See Figure 11) .....	$P_D$ 150*	150*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly (See Figure 11) .....	1.2*	1.2*	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 20	25	A
(See Figures 1 and 2, $L = 100\mu\text{H}$ )			
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150*	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	$T_L$ 300*	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

\*JEDEC registered values

# Specifications 2N6769, 2N6770


## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain - Source Breakdown Voltage	2N6769	450	-	-	V	$V_{GS} = 0$ $I_D = 4.0 \text{ mA}$
	2N6770	500	-	-	V	
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0*	-	4.0*	V	$V_{DS} = V_{GS}$ , $I_D = 1 \text{ mA}$
$I_{GSSF}$ Gate - Body Leakage Forward	ALL	-	-	100*	nA	$V_{GS} = 20\text{V}$
$I_{GSSR}$ Gate - Body Leakage Reverse	ALL	-	-	100*	nA	$V_{GS} = -20\text{V}$
$I_{DSS}$ Zero Gate Voltage Drain Current	ALL	-	0.1	1.0*	mA	$V_{DS} = 0.8 \times \text{Max. Rating}$ , $V_{GS} = 0$
		-	0.2	4.0*	mA	$V_{DS} = \text{Max. Rating}$ , $V_{GS} = 0$ , $T_C = 25^\circ\text{C}$ to $125^\circ\text{C}$
$V_{DS(on)}$ Static Drain-Source On-State Voltage ①	2N6769	-	-	6.0*	V	$V_{GS} = 10\text{V}$ , $I_D = 11\text{A}$
	2N6770	-	-	6.0*	V	$V_{GS} = 10\text{V}$ , $I_D = 12\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ①	2N6769	-	0.4	0.5*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 7\text{A}$
	2N6770	-	0.3	0.4*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 7.75\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ①	2N6769	-	-	1.1*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 7.0\text{A}$ , $T_C = 125^\circ\text{C}$
	2N6770	-	-	0.88*	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 7.75\text{A}$ , $T_C = 125^\circ\text{C}$
$g_{fs}$ Forward Transconductance ①	ALL	8.0*	12.0	24*	S (Ω)	$V_{GS} = 10\text{V}$ , $I_D = 7.75\text{A}$
$C_{iss}$ Input Capacitance	ALL	1000*	2000	3000*	pF	$V_{GS} = 0$ , $V_{DS} = 25\text{V}$ , $f = 1.0 \text{ MHz}$ See Fig. 10
$C_{oss}$ Output Capacitance	ALL	200*	400	600*	pF	
$C_{rss}$ Reverse Transfer Capacitance	ALL	50*	100	200*	pF	
$t_{d(on)}$ Turn-On Delay Time	ALL	-	-	35*	ns	$V_{DD} \cong 210\text{V}$ , $I_D = 7.75\text{A}$ , $Z_o = 4.7\Omega$
$t_r$ Rise Time	ALL	-	-	50*	ns	(See Figs. 13 and 14)
$t_{d(off)}$ Turn-Off Delay Time	ALL	-	-	150*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$ Fall Time	ALL	-	-	70*	ns	

### Thermal Resistance

$R_{thJC}$ Junction-to-Case	ALL	-	-	0.83*	$^\circ\text{C/W}$	
$R_{thCS}$ Case-to-Sink	ALL	-	0.1	-	$^\circ\text{C/W}$	Mounting surface flat, smooth, and greased.
$R_{thJA}$ Junction-to-Ambient	ALL	-	-	30	$^\circ\text{C/W}$	Free Air Operation

### Body-Drain Diode Ratings and Characteristics

$I_S$ Continuous Source Current (Body Diode)	2N6769	-	-	11*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
	2N6770	-	-	12*		
$I_{SM}$ Pulsed Source Current (Body Diode)	2N6769	-	-	20	A	
	2N6770	-	-	25		
$V_{SD}$ Diode Forward Voltage ①	2N6769	0.75*	-	1.5*	$T_C = 25^\circ\text{C}$ , $I_S = 11\text{A}$ , $V_{GS} = 0$	
	2N6770	0.80*	-	1.6*	$T_C = 25^\circ\text{C}$ , $I_S = 12\text{A}$ , $V_{GS} = 0$	
$t_{rr}$ Reverse Recovery Time	ALL	-	1300	-	ns	$T_J = 150^\circ\text{C}$ , $I_F = I_{SM}$ , $dI_F/dt = 100 \text{ A}/\mu\text{s}$
$Q_{RR}$ Reverse Recovered Charge	ALL	-	7.4	-	$\mu\text{C}$	$T_J = 150^\circ\text{C}$ , $I_F = I_{SM}$ , $dI_F/dt = 100 \text{ A}/\mu\text{s}$

\*JEDEC registered values. ① Pulse Test: Pulse Width  $\leq 300 \mu\text{sec}$ , Duty Cycle  $\leq 2\%$




Fig. 1 - Clamped inductive test circuit.




Fig. 2 - Clamped inductive waveforms.

# 2N6769, 2N6770




Fig. 3 - Typical output characteristics for both types.




Fig. 4 - Typical transfer characteristics for both types.




Fig. 5 - Typical saturation characteristics for the 2N6769.




Fig. 6 - Typical saturation characteristics for the 2N6770.




Fig. 7 - Typical transconductance versus drain current for both types.




Fig. 8 - Maximum safe operating area for both types.

# 2N6769, 2N6770




Fig. 9 - Typical normalized on-resistance versus temperature for both types.




Fig. 10 - Typical capacitance versus drain-to-source voltage for both types.




Fig. 11 - Power versus temperature derating curve for both types.




Fig. 12 - Typical body-drain diode forward voltage for both types.




Fig. 13 - Switching time test circuit.




Fig. 14 - Switching time waveforms



## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features

- 3.5A, 100V
- $r_{DS(on)} = 0.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The 2N6782 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The 2N6782 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


### Package

TO-205AF  
BOTTOM VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	2N6782	UNITS
Drain-Source Voltage (Note 1) .....	100*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (Note 1) .....	100*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ .....	3.5*	A
$T_C = +100^\circ\text{C}$ .....	2.25*	A
Pulsed Drain Current (Note 2) .....	14*	A
Gate-Source Voltage .....	$\pm 20^*$	V
Continuous Source Current (Body Diode) .....	3.50*	A
Pulse Source Current (Body Diode) (Note 2) .....	14*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14) .....	15*	W
Linear Derating Factor (See Figure 14) .....	0.12*	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	14	A
(L = 100 $\mu\text{H}$ )		
Operating and Storage Junction Temperature Range .....	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

\*JEDEC registered values

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

# Specifications 2N6782

## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain - Source Breakdown Voltage	100*	—	—	V	$V_{GS} = 0V, I_D = 0.25\text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 0.5\text{ mA}$
$I_{GSS}$ Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
$I_{GSS}$ Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
$I_{DSS}$ Zero Gate Voltage Drain Current	—	—	250*	$\mu\text{A}$	$V_{DS} = 100V, V_{GS} = 0V$
	—	—	1000*	$\mu\text{A}$	$V_{DS} = 80V, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Voltage (2)	—	—	2.1*	V	$V_{GS} = 10V, I_D = 3.5A$
$R_{DS(on)}$ Static Drain-Source On-State Resistance (2)	—	0.5	0.8*	$\Omega$	$V_{GS} = 10V, I_D = 2.25A, T_C = 25^\circ\text{C}$
	—	—	1.08*	$\Omega$	$V_{GS} = 10V, I_D = 2.25A, T_C = 125^\circ\text{C}$
$V_{SD}$ Diode Forward Voltage (2)	0.75*	—	1.5*	V	$T_C = 25^\circ\text{C}, I_S = 3.5A, V_{GS} = 0V$
$g_{fs}$ Forward Transconductance (2)	1.0*	1.5	3.0*	S(D)	$V_{DS} = 5V, I_D = 2.25A$
$C_{iss}$ Input Capacitance	60*	135	200*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{ MHz}$
$C_{oss}$ Output Capacitance	40*	80	100*	pF	See Fig. 10
$C_{riss}$ Reverse Transfer Capacitance	10*	20	25*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	15*	ns	$V_{DD} \approx 34V, I_D = 2.25A, Z_\theta = 500$
$t_r$ Rise Time	—	—	25*	ns	See Fig. 16
$t_{d(off)}$ Turn-Off Delay Time	—	—	25*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$ Fall Time	—	—	20*	ns	
SOA Safe Operating Area	15	—	—	W	$V_{DS} = 80V, I_D = 188\text{ mA}$ , See Fig. 16.
	15	—	—	W	$V_{DS} = 4.28V, I_D = 3.5A$ , See Fig. 16.

## Thermal Resistance

$R_{\theta JC}$ Junction-to-Case	—	—	8.33*	$^\circ\text{C/W}$	
$R_{\theta JA}$ Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

## Source-Drain Diode Switching Characteristics (Typical)

$t_{rr}$ Reverse Recovery Time	200	ns	$T_J = 150^\circ\text{C}, I_F = 3.5A, di/dt = 100A/\mu\text{s}$
$Q_{RR}$ Reverse Recovered Charge	1.0	$\mu\text{C}$	$T_J = 150^\circ\text{C}, I_F = 3.5A, di/dt = 100A/\mu\text{s}$
$t_{on}$ Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .		

- ①  $T_J = 25^\circ\text{C}$  to  $150^\circ\text{C}$ .    ② Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .    ③ Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

\*JEDEC registered value




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 – Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature

4  
N-CHANNEL  
POWER MOSFETS




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature






Fig. 14 - Power Vs. Temperature Derating Curve




- NOTES:
1. LHO063 CASE GROUNDED.
  2. GROUNDED CONNECTIONS COMMON TO GROUND PLANE ON BOARD.
  3. PULSE WIDTH = 3  $\mu$ s, PERIOD = 1 ms, AMPLITUDE = 10V.



NOTES:  
 WHEN MEASURING RISE TIME,  $V_{GS(on)}$  SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME,  $V_{GS(off)}$  SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TESTS RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

Fig. 15 – Switching Time Test Circuit



- NOTES:
1. SET  $V_{DS}$  TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1s PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE  $V_{GS}$  UNTIL THE SPECIFIED VALUE OF  $I_D$  AND  $V_{DS}$  ARE OBTAINED. CASE TEMPERATURE = 25°C.
  2. SELECT  $R_S$  SUCH THAT  $I_D \cdot R_S = 2.5 \pm 1.0$  Vdc.

Fig. 16 – Safe Operating Area Test Circuit

## N-Channel Enhancement-Mode Power MOS Field-Effect Transistor

August 1991

### Features


- 2.25A, 200V
- $r_{DS(on)} = 1.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6784 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6784 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

### Package

 TO-205AF  
BOTTOM VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6784	UNITS
Drain-Source Voltage .....	200*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	200*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ .....	2.25*	A
$T_C = +100^\circ\text{C}$ .....	1.5*	A
Pulsed Drain Current (Note 2) .....	9*	A
Gate-Source Voltage .....	$\pm 20^*$	V
Continuous Source Current (Body Diode) .....	2.25*	A
Pulse Source Current (Body Diode) (Note 2) .....	9*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14) .....	15*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly (See Figure 14) .....	0.12*	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	9	A
( $L = 100\mu\text{H}$ )		
Operating and Storage Junction Temperature Range .....	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

\*JEDEC registered values

# Specifications 2N6784

## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$	200*	—	—	V	$V_{GS} = 0V, I_D = 0.25\text{ mA}$
$V_{GS(th)}$	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 0.5\text{ mA}$
$I_{GSS}$	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
$I_{GSS}$	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
$I_{DSS}$	—	—	250*	$\mu\text{A}$	$V_{DS} = 200V, V_{GS} = 0V$
	—	—	1000*	$\mu\text{A}$	$V_{DS} = 160V, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$	—	—	3.37*	V	$V_{GS} = 10V, I_D = 2.25A$
$R_{DS(on)}$	—	1.0	1.5*	$\Omega$	$V_{GS} = 10V, I_D = 1.5A, T_A = 25^\circ\text{C}$
	—	—	2.81*	$\Omega$	$V_{GS} = 10V, I_D = 1.5A, T_A = 125^\circ\text{C}$
$V_{SD}$	0.7*	—	1.5*	V	$T_C = 25^\circ\text{C}, I_S = 2.25A, V_{GS} = 0V$
$g_{fs}$	0.9*	1.3	2.7*	S( $\Omega$ )	$V_{DS} = 5V, I_D = 1.5A$
$C_{iss}$	60*	135	200*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{ MHz}$
$C_{oss}$	20*	60	80*	pF	See Fig. 10
$C_{rss}$	5.0*	16	25*	pF	
$t_{d(on)}$	—	—	15*	ns	$V_{DD} \approx 75V, I_D = 1.5A, Z_0 = 50\Omega$
$t_r$	—	—	20*	ns	See Fig. 15
$t_{d(off)}$	—	—	30*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$	—	—	20*	ns	
SOA	15	—	—	W	$V_{DS} = 160V, I_D = 94\text{ mA}$ , See Fig. 16.
	15	—	—	W	$V_{DS} = 6.67V, I_D = 2.25A$ , See Fig. 16.

### Thermal Resistance

$R_{thJC}$	Junction-to-Case	—	—	8.33*	$^\circ\text{C/W}$	
$R_{thJA}$	Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

### Source-Drain Diode Switching Characteristics (Typical)

$t_{rr}$	Reverse Recovery Time	290	ns	$T_J = 150^\circ\text{C}, I_F = 2.25A, dI_F/dt = 100A/\mu\text{s}$
$Q_{RR}$	Reverse Recovered Charge	2.0	$\mu\text{C}$	$T_J = 150^\circ\text{C}, I_F = 2.25A, dI_F/dt = 100A/\mu\text{s}$
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .		

\*JEDEC registered value

<sup>a</sup> Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case versus pulse duration.




Fig. 6 - Typical transconductance versus drain current.




Fig. 7 - Typical source-drain diode forward voltage.






Fig. 8 - Breakdown voltage versus temperature.




Fig. 9 - Typical normalized on-resistance versus temperature.




Fig. 10 - Typical capacitance versus drain-to-source voltage.




Fig. 11 - Typical gate charge versus gate-to-source voltage.




Fig. 12 - Typical on-resistance versus drain current.




Fig. 13 - Maximum drain current versus case temperature.





Fig. 14 - Power versus temperature derating curve.



NOTES:  
 WHEN MEASURING RISE TIME, V<sub>GS(on)</sub> SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME, V<sub>GS(off)</sub> SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TESTS RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

Fig. 15 - Switching time test circuit.




Fig. 16 - Safe operating test circuit.

## N-Channel Enhancement-Mode Power MOS Field-Effect Transistor

August 1991

### Features


- 1.25A, 400V
- $r_{DS(on)} = 3.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6786 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6786 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

### Package

 TO-205AF  
BOTTOM VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6786	UNITS
Drain-Source Voltage .....	$V_{DS}$ 400*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	$V_{DGR}$ 400*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ .....	$I_D$ 1.25*	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 0.8*	A
Pulsed Drain Current .....	$I_{DM}$ 5.5*	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20^*$	V
Continuous Source Current .....	$I_S$ 1.25*	A
Pulse Source Current .....	$I_{SM}$ 5.5*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14) .....	$P_D$ 15*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly (See Figure 14) .....	0.12*	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 5.5	A
( $L = 100\mu\text{H}$ )		
Operating and Storage Junction Temperature .....	$T_J, T_{STG}$ -55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	$T_L$ 300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

\*JEDEC registered values

# Specifications 2N6786

## ELECTRICAL CHARACTERISTICS at $T_c = 25^\circ\text{C}$ (Unless Otherwise Specified)

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS	
		Min.	Typ.	Max.		
Drain-Source Breakdown Voltage	$BV_{DSS}$ $V_{GS} = 0\text{ V}, I_D = 0.25\text{ mA}$	400*	—	—	V	
Gate Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 0.5\text{ mA}$	2.0*	—	4.0*	V	
Gate-Source Leakage Forward	$I_{GSS}$ $V_{GS} = 20\text{ V}, V_{DS} = 0\text{ V}$	—	—	100*	nA	
Gate-Source Leakage Reverse	$I_{GSS}$ $V_{GS} = -20\text{ V}, V_{DS} = 0\text{ V}$	—	—	100*	nA	
Zero-Gate Voltage Drain Current	$I_{DSS}$ $V_{DS} = 400\text{ V}, V_{GS} = 0\text{ V}$	—	—	250*	$\mu\text{A}$	
	$I_{DSS}$ $V_{DS} = 320\text{ V}, V_{GS} = 0\text{ V}, T_c = 125^\circ\text{C}$	—	—	1000*		
On-State Voltage <sup>a</sup>	$V_{DS(on)}$ $V_{GS} = 10\text{ V}, I_D = 1.25\text{ A}$	—	—	4.5*	V	
Static Drain-Source On-State Resistance <sup>a</sup>	$r_{DS(on)}$ $V_{GS} = 10\text{ V}, I_D = 0.8\text{ A}, T_A = 25^\circ\text{C}$	—	3.3	3.6*	$\Omega$	
	$r_{DS(on)}$ $V_{GS} = 10\text{ V}, I_D = 0.8\text{ A}, T_A = 125^\circ\text{C}$	—	—	7.92*		
Diode Forward Voltage <sup>a</sup>	$V_{SD}$ $T_c = 25^\circ\text{C}, I_S = 1.25\text{ A}, V_{GS} = 0\text{ V}$	0.6*	—	1.4*	V	
Forward Transconductance <sup>a</sup>	$g_{fs}$ $V_{DS} = 5\text{ V}, I_D = 0.8\text{ A}$	0.7*	1.2	2.1*	S( $\Omega$ )	
Input Capacitance	$C_{iss}$ $V_{GS} = 0\text{ V}, V_{DS} = 25\text{ V}, f = 1\text{ MHz}$ See Fig. 10	60*	135	200*	$\mu\text{F}$	
Output Capacitance		$C_{oss}$	15*	35		50*
Reverse Transfer Capacitance		$C_{riss}$	2*	8		15*
Turn-On Delay Time	$t_d(on)$ $V_{DD} \cong 170\text{ V}, I_D = 0.8\text{ A}, Z_o = 50\ \Omega$	—	—	15*	ns	
Rise Time	$t_r$ See Fig. 15. (MOSFET switching times are essentially independent of operating temperature.)	—	—	20*		
Turn-Off Delay Time	$t_d(off)$	—	—	35*		
Fall Time	$t_f$	—	—	30*		
Safe Operating Area	SOA $V_{DS} = 200\text{ V}, I_D = 75\text{ mA}$ , See Fig. 16.	15	—	—	W	
	SOA $V_{DS} = 12\text{ V}, I_D = 1.25\text{ A}$ , See Fig. 16.	15	—	—		

### THERMAL RESISTANCE

Junction-to-Case	$R_{\theta JC}$	—	—	8.33*	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Free Air Operation		—	175

### SOURCE-DRAIN DIODE SWITCHING CHARACTERISTICS (TYPICAL)

Reverse Recovery Time	$t_{rr}$	$T_J = 150^\circ\text{C}, I_F = 1.25\text{ A}, di_F/dt = 100\text{ A}/\mu\text{s}$	380	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = 150^\circ\text{C}, I_F = 1.25\text{ A}, di_F/dt = 100\text{ A}/\mu\text{s}$	2.7	$\mu\text{C}$
Forward Turn-On Time	$t_{on}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .		

\*JEDEC registered value.

<sup>a</sup>Pulse Test: Pulse width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$ .




Fig. 1 - Typical output characteristics.






Fig. 2 - Typical transfer characteristics.




92GS-44122

Fig. 3 - Typical saturation characteristics.




92GS-44123

Fig. 4 - Maximum safe operating area.




92GS-44124

Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




92GS-44125

Fig. 6 - Typical transconductance vs. drain current.




92GS-44126

Fig. 7 - Typical source-drain diode forward voltage.




92GS-44127

Fig. 8 - Breakdown voltage vs. temperature.




92GS-44128

Fig. 9 - Normalized on-resistance vs. temperature.




92GS-44129

Fig. 10 - Typical capacitance vs. drain-to-source voltage.




92GS-44130

Fig. 11 - Typical gate charge vs. gate-to-source voltage.




92GS-44131

Fig. 12 - Typical on-resistance vs. drain current.




92GS-44132

Fig. 13 - Maximum drain current vs. case temperature.




92GS-44133

Fig. 14 - Power vs. temperature derating curve.



- NOTES:
1. LHM0683 CASE GROUNDING.
  2. GROUNDING CONNECTIONS COMMON TO GROUND PLANE ON BOARD.
  3. PULSE WIDTH = 3  $\mu$ s, PERIOD = 1 ms, AMPLITUDE = 10 V.


92GS-44134



- NOTES:
- WHEN MEASURING RISE TIME,  $V_{GS(ON)}$  SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME,  $V_{GS(OFF)}$  SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TEST RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

92GS-44135

Fig. 15 - Switching time test circuit.



- NOTES:
1. SET  $V_{DS}$  TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1-s PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE  $V_{GS}$  UNTIL THE SPECIFIED VALUE OF  $I_D$  AND  $V_{DS}$  ARE OBTAINED. CASE TEMPERATURE = 25°C.
  2. SELECT  $R_S$  SUCH THAT  $I_D \cdot R_S = 2.5 \pm 1$  Vdc.

92GS-44136

Fig. 16 - Safe operating test circuit.

4  
N-CHANNEL  
POWER MOSFETS

## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features


- 6.0A, 100V
- $r_{DS(on)} = 0.30\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6788 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6788 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

### Package

 TO-205AF  
 BOTTOM VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6788	UNITS
Drain-Source Voltage (Note 1) .....	100*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (Note 1) .....	100*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ .....	6.0*	A
$T_C = +100^\circ\text{C}$ .....	3.5*	A
Pulsed Drain Current (Note 2) .....	24*	A
Gate-Source Voltage .....	$\pm 20^*$	V
Continuous Source Current (Body Diode) .....	6.0*	A
Pulse Source Current (Body Diode) (Note 2) .....	24*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14) .....	20*	W
Linear Derating Factor (See Figure 14) .....	0.16*	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	24	A
(L = 100 $\mu\text{H}$ )		
Operating and Storage Junction Temperature Range .....	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

\*JEDEC registered values

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).



# Specifications 2N6788

## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain - Source Breakdown Voltage	100*	—	—	V	$V_{GS} = 0V, I_D = 0.25\text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 1.0\text{ mA}$
$I_{GSS}$ Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
$I_{GSS}$ Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
$I_{DSS}$ Zero Gate Voltage Drain Current	—	—	250*	$\mu\text{A}$	$V_{DS} = 100V, V_{GS} = 0V$
	—	—	1000*	$\mu\text{A}$	$V_{DS} = 80V, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Voltage (2)	—	—	2.10*	V	$V_{GS} = 10V, I_D = 6.0A$
$R_{DS(on)}$ Static Drain-Source On-State Resistance (2)	—	0.25	0.30*	$\Omega$	$V_{GS} = 10V, I_D = 3.5A, T_C = 25^\circ\text{C}$
	—	—	0.54*	$\Omega$	$V_{GS} = 10V, I_D = 3.5A, T_C = 125^\circ\text{C}$
$V_{SD}$ Diode Forward Voltage (2)	0.8*	—	1.8*	V	$T_C = 25^\circ\text{C}, I_S = 6.0A, V_{GS} = 0V$
$g_{fs}$ Forward Transconductance (2)	1.5*	2.9	4.5*	S( $\Omega$ )	$V_{DS} = 5V, I_D = 3.5A$
$C_{iss}$ Input Capacitance	200*	450	600*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{ MHz}$
$C_{oss}$ Output Capacitance	100*	200	400*	pF	See Fig. 10
$C_{rss}$ Reverse Transfer Capacitance	20*	50	100*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	40*	ns	* $V_{DD} \approx 35V, I_D = 3.5A, Z_\theta = 500$
$t_r$ Rise Time	—	—	70*	ns	See Fig. 15
$t_{d(off)}$ Turn-Off Delay Time	—	—	40*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$ Fall Time	—	—	70*	ns	
SOA Safe Operating Area	20	—	—	W	$V_{DS} = 80V, I_D = 250\text{ mA}$ , See Fig. 16.
	20	—	—	W	$V_{DS} = 3.3V, I_D = 60A$ , See Fig. 16.

## Thermal Resistance

$R_{thJC}$ Junction-to-Case	—	—	6.25*	$^\circ\text{C/W}$	
$R_{thJA}$ Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

## Source-Drain Diode Switching Characteristics (Typical)

$t_{rr}$ Reverse Recovery Time	230	ns	$T_J = 150^\circ\text{C}, I_F = 6.0A, dI_F/dt = 100A/\mu\text{s}$
$Q_{RR}$ Reverse Recovered Charge	1.2	$\mu\text{C}$	$T_J = 150^\circ\text{C}, I_F = 6.0A, dI_F/dt = 100A/\mu\text{s}$
$t_{on}$ Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .		

①  $T_J = 25^\circ\text{C}$  to  $150^\circ\text{C}$ .    ② Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

③ Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

\*JEDEC registered value




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 – Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature






Fig. 14 - Power Vs. Temperature Derating Curve




- NOTES:
1. L40063 CASE GROUNDED.
  2. GROUNDED CONNECTIONS COMMON TO GROUND PLANE ON BOARD.
  3. PULSE WIDTH = 3 μs, PERIOD = 1 ms, AMPLITUDE = 10V



- NOTES:
- WHEN MEASURING RISE TIME,  $V_{GS(on)}$  SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME,  $V_{GS(off)}$  SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TESTS RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

Fig. 15 - Switching Time Test Circuit



- NOTES:
1. SET  $V_{DS}$  TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1s PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE  $V_{GS}$  UNTIL THE SPECIFIED VALUE OF  $I_D$  AND  $V_{DS}$  ARE OBTAINED. CASE TEMPERATURE = 25°C.
  2. SELECT  $R_S$  SUCH THAT  $I_D = R_S = 2.5 \pm 1.0$  Vdc.

Fig. 16 - Safe Operating Area Test Circuit

## N-Channel Enhancement-Mode Power MOS Field-Effect Transistor

August 1991

### Features


- 3.5A, 200V
- $r_{DS(on)} = 0.8\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6790 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6790 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

### Package

 TO-205AF  
 BOTTOM VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6790	UNITS
Drain-Source Voltage .....	$V_{DS}$ 200*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	$V_{DGR}$ 200*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ .....	$I_D$ 3.5*	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 2.25*	A
Pulsed Drain Current .....	$I_{DM}$ 14*	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20^*$	V
Continuous Source Current (Body Diode) .....	$I_S$ 3.5*	A
Pulse Source Current (Body Diode) (Note 2) .....	$I_{SM}$ 14*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14) .....	$P_D$ 20*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly (See Figure 14) .....	0.16*	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 14	A
(L = 100 $\mu\text{H}$ )		
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	$T_L$ 300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

\*JEDEC registered values

# Specifications 2N6790

## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain - Source Breakdown Voltage	200*	—	—	V	$V_{GS} = 0V, I_D = 0.25\text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 1.0\text{ mA}$
$I_{GSS}$ Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
$I_{GSS}$ Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
$I_{DSS}$ Zero Gate Voltage Drain Current	—	—	250*	$\mu\text{A}$	$V_{DS} = 200V, V_{GS} = 0V$
	—	—	1000*	$\mu\text{A}$	$V_{DS} = 160V, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Voltage <sup>a</sup>	—	—	2.8*	V	$V_{GS} = 10V, I_D = 3.5A$
$R_{DS(on)}$ Static Drain-Source On-State Resistance <sup>a</sup>	—	0.50	0.80*	$\Omega$	$V_{GS} = 10V, I_D = 2.25A, T_A = 25^\circ\text{C}$
	—	—	1.50*	$\Omega$	$V_{GS} = 10V, I_D = 2.25A, T_A = 125^\circ\text{C}$
$V_{SD}$ Diode Forward Voltage <sup>a</sup>	0.7*	—	1.5*	V	$T_C = 25^\circ\text{C}, I_S = 3.5A, V_{GS} = 0V$
$g_{fs}$ Forward Transconductance <sup>a</sup>	1.5*	2.25	4.5*	S(O)	$V_{DS} = 5V, I_D = 2.25A$
$C_{iss}$ Input Capacitance	200*	450	600*	pF	$V_{DS} = 0V, V_{DS} = 25V, f = 1.0\text{ MHz}$
$C_{oss}$ Output Capacitance	60*	150	300*	pF	See Fig. 10
$C_{rss}$ Reverse Transfer Capacitance	15*	40	80*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	40*	ns	$V_{DD} \approx 74V, I_D = 2.25A, Z_\theta = 500$
$t_r$ Rise Time	—	—	50*	ns	See Fig. 15
$t_{d(off)}$ Turn-Off Delay Time	—	—	50*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$ Fall Time	—	—	50*	ns	
SOA Safe Operating Area	20	—	—	W	$V_{DS} = 160V, I_D = 125\text{ mA}$ , See Fig. 16.
	20	—	—	W	$V_{DS} = 5.7V, I_D = 3.5A$ , See Fig. 16.

## Thermal Resistance

$R_{thJC}$ Junction-to-Case	—	—	6.25*	$^\circ\text{C/W}$	
$R_{thJA}$ Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

## Source-Drain Diode Switching Characteristics (Typical)

$t_{rr}$ Reverse Recovery Time	350	ns	$T_J = 150^\circ\text{C}, I_F = 3.5A, di_F/dt = 100A/\mu\text{s}$
QRR Reverse Recovered Charge	2.3	$\mu\text{C}$	$T_J = 150^\circ\text{C}, I_F = 3.5A, di_F/dt = 100A/\mu\text{s}$
$t_{on}$ Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .		

\*JEDEC registered value

<sup>a</sup>Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case versus pulse duration.




Fig. 6 - Typical transconductance versus drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage versus temperature.




Fig. 9 - Typical normalized on-resistance versus temperature.




Fig. 10 - Typical capacitance versus drain-to-source voltage.




Fig. 11 - Typical gate charge versus gate-to-source voltage.




Fig. 12 - Typical on-resistance versus drain current.




Fig. 13 - Maximum drain current versus case temperature.








Fig. 14 - Power versus temperature derating curve.




- NOTES:
1. LHO063 CASE GROUND.
  2. GROUNDED CONNECTIONS COMMON TO GROUND PLANE ON BOARD.
  3. PULSE WIDTH = 3 μs, PERIOD = 1 ms, AMPLITUDE = 10V.



- NOTES:
- WHEN MEASURING RISE TIME,  $V_{GS(on)}$  SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME,  $V_{GS(off)}$  SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TESTS RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

Fig. 15 - Switching time test circuit.



- NOTES:
1. SET  $V_{DS}$  TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1s PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE  $V_{GS}$  UNTIL THE SPECIFIED VALUE OF  $I_D$  AND  $V_{DS}$  ARE OBTAINED. CASE TEMPERATURE = 25°C.
  2. SELECT  $R_S$  SUCH THAT  $I_D \cdot R_S = 2.5 \pm 1.0 V_{ds}$ .

Fig. 16 - Safe operating area test circuit.

## N-Channel Enhancement-Mode Power MOS Field-Effect Transistor

August 1991

### Features


- 2A, 400V
- $r_{DS(on)} = 1.8\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6792 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6792 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

### Package

 TO-205AF  
 BOTTOM VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6792	UNITS
Drain-Source Voltage .....	400*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	400*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ .....	2*	A
$T_C = +100^\circ\text{C}$ .....	1.25*	A
Pulsed Drain Current .....	10*	A
Gate-Source Voltage .....	$\pm 20^*$	V
Continuous Source Current .....	2*	A
Pulse Source Current .....	10*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14) .....	20*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly (See Figure 14) .....	0.16*	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	10	A
(L = 100 $\mu\text{H}$ )		
Operating and Storage Junction Temperature Range .....	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

\*JEDEC registered values

# Specifications 2N6792

## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain - Source Breakdown Voltage	400*	—	—	V	$V_{GS} = 0V, I_D = 0.25\text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 1.0\text{ mA}$
$I_{GSS}$ Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
$I_{GSS}$ Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
$I_{DSS}$ Zero Gate Voltage Drain Current	—	—	250*	$\mu\text{A}$	$V_{DS} = 400V, V_{GS} = 0V$
	—	—	1000*	$\mu\text{A}$	$V_{DS} = 320V, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Voltage <sup>a</sup>	—	—	3.6*	V	$V_{GS} = 10V, I_D = 2.0A$
$R_{DS(on)}$ Static Drain-Source On-State Resistance <sup>a</sup>	—	1.50	1.80*	$\Omega$	$V_{GS} = 10V, I_D = 1.25A, T_A = 25^\circ\text{C}$
	—	—	4.00*	$\Omega$	$V_{GS} = 10V, I_D = 1.25A, T_A = 125^\circ\text{C}$
$V_{SD}$ Diode Forward Voltage <sup>a</sup>	0.6*	—	1.4*	V	$T_C = 25^\circ\text{C}, I_S = 2.0A, V_{GS} = 0V$
$g_{fs}$ Forward Transconductance <sup>a</sup>	1.0*	2.0	3.0*	S(D)	$V_{DS} = 5V, I_D = 1.25A$
$C_{iss}$ Input Capacitance	200*	450	600*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{ MHz}$
$C_{oss}$ Output Capacitance	40*	100	200*	pF	See Fig. 10
$C_{rss}$ Reverse Transfer Capacitance	5.0*	20	40*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	40*	ns	$V_{DD} \cong 175V, I_D = 1.25A, Z_\theta = 50\Omega$
$t_r$ Rise Time	—	—	35*	ns	See Fig. 15
$t_{d(off)}$ Turn-Off Delay Time	—	—	60*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$ Fall Time	—	—	35*	ns	
SOA Safe Operating Area	20	—	—	W	$V_{DS} = 200V, I_D = 100\text{ mA}$ , See Fig. 16.
	20	—	—	W	$V_{DS} = 10V, I_D = 2.0A$ , See Fig. 16.

## Thermal Resistance

$R_{thJC}$ Junction-to-Case	—	—	6.25*	$^\circ\text{C/W}$	
$R_{thJA}$ Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

## Source-Drain Diode Switching Characteristics (Typical)

$t_{rr}$ Reverse Recovery Time	450	ns	$T_J = 150^\circ\text{C}, I_F = 2.0A, di/dt = 100A/\mu\text{s}$
$Q_{RR}$ Reverse Recovered Charge	3.1	$\mu\text{C}$	$T_J = 150^\circ\text{C}, I_F = 2.0A, di/dt = 100A/\mu\text{s}$
$t_{on}$ Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .		

\*JEDEC registered value

<sup>a</sup>Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case versus pulse duration.




Fig. 6 - Typical transconductance versus drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage versus temperature.




Fig. 9 - Typical normalized on-resistance versus temperature.




Fig. 10 - Typical capacitance versus drain-to-source voltage.




Fig. 11 - Typical gate charge versus gate-to-source voltage.




Fig. 12 - Typical on-resistance versus drain current.




Fig. 13 - Maximum drain current versus case temperature.






Fig. 14 - Power versus temperature derating curve.




- NOTES:
1. LHD063 CASE GROUNDED.
  2. GROUNDED CONNECTIONS COMMON TO GROUND PLANE ON BOARD.
  3. PULSE WIDTH=3 μs, PERIOD=1 ms, AMPLITUDE=10V.



- NOTES:
- WHEN MEASURING RISE TIME,  $V_{GS(on)}$  SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME,  $V_{GS(off)}$  SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TESTS RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

Fig. 15 - Switching time test circuit.



- NOTES:
1. SET  $V_{DS}$  TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1s PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE  $V_{GS}$  UNTIL THE SPECIFIED VALUE OF  $I_D$  AND  $V_{DS}$  ARE OBTAINED. CASE TEMPERATURE = 25°C.
  2. SELECT  $R_S$  SUCH THAT  $I_D = R_S = 2.5 \pm 1.0$  Vdc.

Fig. 16 - Safe operating area test circuit.

## N-Channel Enhancement-Mode Power MOS Field-Effect Transistor

August 1991

### Features

- 1.5A, 500V
- $r_{DS(on)} = 3\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The 2N6794 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The 2N6794 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


### Package

TO-205AF  
BOTTOM VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



4  
N-CHANNEL  
POWER MOSFETS

### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6794	UNITS
Drain-Source Voltage .....	500*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ).....	500*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ .....	1.5*	A
$T_C = +100^\circ\text{C}$ .....	1*	A
Pulsed Drain Current .....	6.5*	A
Gate-Source Voltage .....	$\pm 20^*$	V
Continuous Source Current .....	1.5*	A
Pulse Source Current .....	6.5*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14) .....	20*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly (See Figure 14) .....	0.16*	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	6.5	A
(L = 100 $\mu\text{H}$ )		
Operating and Storage Junction Temperature Range .....	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

\*JEDEC registered values

# Specifications 2N6794

## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain - Source Breakdown Voltage	500*	—	—	V	$V_{GS} = 0V, I_D = 0.25\text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 1.0\text{ mA}$
$I_{GSS}$ Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
$I_{GSS}$ Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
$I_{DSS}$ Zero Gate Voltage Drain Current	—	—	250*	$\mu\text{A}$	$V_{DS} = 500V, V_{GS} = 0V$
	—	—	1000*	$\mu\text{A}$	$V_{DS} = 400V, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Voltage <sup>a</sup>	—	—	4.5*	V	$V_{GS} = 10V, I_D = 1.5A$
$R_{DS(on)}$ Static Drain-Source On-State Resistance <sup>a</sup>	—	2.5	3.0*	$\Omega$	$V_{GS} = 10V, I_D = 1.0A, T_A = 25^\circ\text{C}$
	—	—	6.6*	$\Omega$	$V_{GS} = 10V, I_D = 1.0A, T_A = 125^\circ\text{C}$
$V_{SD}$ Diode Forward Voltage <sup>a</sup>	0.6*	—	1.2*	V	$T_C = 25^\circ\text{C}, I_S = 1.5A, V_{GS} = 0V$
$g_{fs}$ Forward Transconductance <sup>a</sup>	1.0*	1.75	3.0*	S(t)	$V_{DS} = 5V, I_D = 1.00A$
$C_{iss}$ Input Capacitance	200*	300	600*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{ MHz}$
$C_{oss}$ Output Capacitance	30*	75	150*	pF	See Fig. 10
$C_{riss}$ Reverse Transfer Capacitance	5.0*	20	40*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	40*	ns	$V_{DD} \approx 225V, I_D = 1.0A, Z_\theta = 500$
$t_r$ Rise Time	—	—	30*	ns	See Fig. 15
$t_{d(off)}$ Turn-Off Delay Time	—	—	60*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$ Fall Time	—	—	30*	ns	
SOA Safe Operating Area	20	—	—	W	$V_{DS} = 200V, I_D = 100\text{ mA}$ , See Fig. 16.
	20	—	—	W	$V_{DS} = 13.3V, I_D = 1.5A$ , See Fig. 16.

## Thermal Resistance

$R_{thJC}$ Junction-to-Case	—	—	6.25*	$^\circ\text{C/W}$	
$R_{thJA}$ Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

## Source-Drain Diode Switching Characteristics (Typical)

$t_{rr}$ Reverse Recovery Time	600	ns	$T_J = 150^\circ\text{C}, I_F = 1.50A, di_F/dt = 100A/\mu\text{s}$
$Q_{RR}$ Reverse Recovered Charge	3.5	$\mu\text{C}$	$T_J = 150^\circ\text{C}, I_F = 1.50A, di_F/dt = 100A/\mu\text{s}$
$t_{on}$ Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .		

\*JEDEC registered value

<sup>a</sup> Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.






Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case versus pulse duration.




Fig. 6 - Typical transconductance versus drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage versus temperature.




Fig. 9 - Typical normalized on-resistance versus temperature.




Fig. 10 - Typical capacitance versus drain-to-source voltage.




Fig. 11 - Typical gate charge versus gate-to-source voltage.




Fig. 12 - Typical on-resistance versus drain current.




Fig. 13 - Maximum drain current versus case temperature.




Fig. 14 - Power versus temperature derating curve.





Fig. 15 - Switching time test circuit.




Fig. 16 - Safe operating test circuit.

## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features


- 8.0A, 100V
- $r_{DS(on)} = 0.18\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6796 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6796 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

### Package

 TO-205AF  
BOTTOM VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6796	UNITS
Drain-Source Voltage (Note 1) .....	100*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (Note 1) .....	100*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ .....	8.0*	A
$T_C = +100^\circ\text{C}$ .....	5.0*	A
Pulsed Drain Current (Note 2) .....	32*	A
Gate-Source Voltage .....	$\pm 20^*$	V
Continuous Source Current (Body Diode) .....	8.0*	A
Pulse Source Current (Body Diode) (Note 2) .....	32*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14) .....	25*	W
Linear Derating Factor (See Figure 14) .....	0.20*	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	32	A
(L = 100 $\mu\text{H}$ )		
Operating and Storage Junction Temperature Range .....	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

\*JEDEC registered values

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

# Specifications 2N6796

## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain - Source Breakdown Voltage	100*	—	—	V	$V_{GS} = 0V, I_D = 0.25\text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 0.5\text{ mA}$
$I_{GSS}$ Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
$I_{GSS}$ Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
$I_{DSS}$ Zero Gate Voltage Drain Current	—	—	250*	$\mu\text{A}$	$V_{DS} = 100V, V_{GS} = 0V$
	—	—	1000*	$\mu\text{A}$	$V_{DS} = 80V, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Voltage (2)	—	—	1.56*	V	$V_{GS} = 10V, I_D = 8.0A$
$R_{DS(on)}$ Static Drain-Source On-State Resistance (2)	—	0.14	0.18*	$\Omega$	$V_{GS} = 10V, I_D = 5.0A, T_C = 25^\circ\text{C}$
	—	—	0.35*	$\Omega$	$V_{GS} = 10V, I_D = 5.0A, T_C = 125^\circ\text{C}$
$V_{SD}$ Diode Forward Voltage (2)	0.75*	—	1.5*	V	$T_C = 25^\circ\text{C}, I_S = 8.0A, V_{GS} = 0V$
$g_{fs}$ Forward Transconductance (2)	3.0*	5.5	9.0*	S( $\Omega$ )	$V_{DS} = 5V, I_D = 8.0A$
$C_{iss}$ Input Capacitance	350*	600	900*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{ MHz}$
$C_{oss}$ Output Capacitance	150*	300	500*	pF	See Fig. 10
$C_{rss}$ Reverse Transfer Capacitance	50*	100	150*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	30*	ns	$V_{DD} \approx 30V, I_D = 5.0A, Z_{\theta} = 50\Omega$
$t_r$ Rise Time	—	—	75*	ns	See Fig. 15
$t_{d(off)}$ Turn-Off Delay Time	—	—	40*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$ Fall Time	—	—	45*	ns	
SOA Safe Operating Area	25	—	—	W	$V_{DS} = 80V, I_D = 310\text{ mA}$ , See Fig. 16.
	25	—	—	W	$V_{DS} = 3.12V, I_D = 8.0A$ , See Fig. 16.

## Thermal Resistance

$R_{thJC}$ Junction-to-Case	—	—	5.0*	$^\circ\text{C/W}$	
$R_{thJA}$ Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

## Source-Drain Diode Switching Characteristics (Typical)

$t_{rr}$ Reverse Recovery Time	300	ns	$T_J = 150^\circ\text{C}, I_F = 8.0A, di/dt = 100A/\mu\text{s}$
$Q_{RR}$ Reverse Recovered Charge	1.5	$\mu\text{C}$	$T_J = 150^\circ\text{C}, I_F = 8.0A, di/dt = 100A/\mu\text{s}$
$t_{on}$ Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .		

- ①  $T_J = 25^\circ\text{C}$  to  $150^\circ\text{C}$ .    ② Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .    ③ Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

\*JEDEC registered value




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 – Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 — Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 — Typical On-Resistance Vs. Drain Current




Fig. 13 — Maximum Drain Current Vs. Case Temperature






Fig. 14 — Power Vs. Temperature Derating Curve




- NOTES:
1. LHM063 CASE GROUNDED.
  2. GROUNDED CONNECTIONS COMMON TO GROUND PLANE ON BOARD.
  3. PULSE WIDTH = 3  $\mu$ s, PERIOD = 1 ms, AMPLITUDE = 10V.



- NOTES:
- WHEN MEASURING RISE TIME,  $V_{GS(on)}$  SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME,  $V_{GS(off)}$  SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TESTS RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

Fig. 15 - Switching Time Test Circuit



- NOTES:
1. SET  $V_{DS}$  TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1s PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE  $V_{GS}$  UNTIL THE SPECIFIED VALUE OF  $I_D$  AND  $V_{DS}$  ARE OBTAINED. CASE TEMPERATURE = 25°C.
  2. SELECT  $R_S$  SUCH THAT  $I_D + I_S = 2.5 \pm 1.0$  Vdc.

Fig. 16 - Safe Operating Area Test Circuit



## N-Channel Enhancement-Mode Power MOS Field-Effect Transistor

August 1991

### Features

- 5.5A, 200V
- $r_{DS(on)} = 0.4\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The 2N6798 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The 2N6798 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


### Package

TO-205AF  
BOTTOM VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6798	UNITS
Drain-Source Voltage .....	200*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	200*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ .....	5.5*	A
$T_C = +100^\circ\text{C}$ .....	3.5*	A
Pulsed Drain Current .....	22*	A
Gate-Source Voltage .....	$\pm 20^*$	V
Continuous Source Current .....	5.5*	A
Pulse Source Current .....	22*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14) .....	25*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly (See Figure 14) .....	0.20*	W/ $^\circ\text{C}$
Inductive Current, Clamped		
(L = 100 $\mu\text{H}$ ) .....	22	A
Operating and Storage Junction Temperature .....	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering		
(0.063" (1.6mm) from case for 10s) .....	300*	$^\circ\text{C}$

\*JEDEC registered values

# Specifications 2N6798

## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain - Source Breakdown Voltage	200*	—	—	V	$V_{GS} = 0\text{V}, I_D = 0.25\text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 0.5\text{ mA}$
$I_{GSS}$ Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20\text{V}, V_{DS} = 0\text{V}$
$I_{GSS}$ Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20\text{V}, V_{DS} = 0\text{V}$
$I_{DSS}$ Zero Gate Voltage Drain Current	—	—	250*	$\mu\text{A}$	$V_{DS} = 200\text{V}, V_{GS} = 0\text{V}$
	—	—	1000*	$\mu\text{A}$	$V_{DS} = 160\text{V}, V_{GS} = 0\text{V}, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Voltage <sup>a</sup>	—	—	2.20*	V	$V_{GS} = 10\text{V}, I_D = 5.5\text{ A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance <sup>a</sup>	—	0.25	0.4*	$\Omega$	$V_{GS} = 10\text{V}, I_D = 3.5\text{ A}, T_A = 25^\circ\text{C}$
	—	—	0.75*	$\Omega$	$V_{GS} = 10\text{V}, I_D = 3.5\text{ A}, T_A = 125^\circ\text{C}$
$V_{SD}$ Diode Forward Voltage <sup>a</sup>	0.70*	—	1.4*	V	$T_C = 25^\circ\text{C}, I_S = 5.5\text{ A}, V_{GS} = 0\text{V}$
$g_{fs}$ Forward Transconductance <sup>a</sup>	2.5*	4.5	7.5*	S(D)	$V_{DS} = 5\text{V}, I_D = 3.5\text{ A}$
$C_{iss}$ Input Capacitance	350*	600	900*	pF	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{ MHz}$
$C_{oss}$ Output Capacitance	100*	250	450*	pF	See Fig. 10
$C_{rss}$ Reverse Transfer Capacitance	40*	80	150*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	30*	ns	$V_{DD} \approx 77\text{V}, I_D = 3.5\text{ A}, Z_o = 50\Omega$
$t_r$ Rise Time	—	—	50*	ns	See Fig. 15
$t_{d(off)}$ Turn-Off Delay Time	—	—	50*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$ Fall Time	—	—	40*	ns	
SOA Safe Operating Area	25	—	—	W	$V_{DS} = 160\text{V}, I_D = 155\text{ mA}$ , See Fig. 16.
	25	—	—	W	$V_{DS} = 4.5\text{V}, I_D = 5.5\text{ A}$ , See Fig. 16.

## Thermal Resistance

$R_{thJC}$ Junction-to-Case	—	—	5.0*	$^\circ\text{C/W}$	
$R_{thJA}$ Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

## Source-Drain Diode Switching Characteristics (Typical)

$t_{rr}$ Reverse Recovery Time	450	ns	$T_J = 150^\circ\text{C}, I_F = 5.5\text{ A}, di_F/dt = 100\text{ A}/\mu\text{s}$
$Q_{RR}$ Reverse Recovered Charge	3.0	$\mu\text{C}$	$T_J = 150^\circ\text{C}, I_F = 5.5\text{ A}, di_F/dt = 100\text{ A}/\mu\text{s}$
$t_{on}$ Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .		

\*JEDEC registered value

<sup>a</sup> Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case versus pulse duration.




Fig. 6 - Typical transconductance versus drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage versus temperature.




Fig. 9 - Typical normalized on-resistance versus temperature.




Fig. 10 - Typical capacitance versus drain-to-source voltage.




Fig. 11 - Typical gate charge versus gate-to-source voltage.




Fig. 12 - Typical on-resistance versus drain current.




Fig. 13 - Maximum drain current versus case temperature.






Fig. 14 - Power versus temperature derating curve.




- NOTES:
1. LH0063 CASE GROUNDED.
  2. GROUNDED CONNECTIONS COMMON TO GROUND PLANE ON BOARD.
  3. PULSE WIDTH=3 μs, PERIOD=1 ms, AMPLITUDE=10V.



- NOTES:
- WHEN MEASURING RISE TIME, V<sub>GS(on)</sub> SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME, V<sub>GS(off)</sub> SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TESTS RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

Fig. 15 - Switching time test circuit.



- NOTES:
1. SET V<sub>DS</sub> TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1s PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE V<sub>GS</sub> UNTIL THE SPECIFIED VALUE OF I<sub>D</sub> AND V<sub>DS</sub> ARE OBTAINED. CASE TEMPERATURE = 25°C.
  2. SELECT R<sub>S</sub> SUCH THAT I<sub>D</sub> \* R<sub>S</sub> = 2.5 ± 1.0 Vdc.

Fig. 16 - Safe operating test circuit.

## N-Channel Enhancement-Mode Power MOS Field-Effect Transistor

August 1991

### Features

- 3A, 400V
- $r_{DS(on)} = 1\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The 2N6800 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from an integrated circuit.

The 2N6800 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


### Package

TO-205AF  
BOTTOM VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6800	UNITS
Drain-Source Voltage .....	$V_{DS}$ 400*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	$V_{DGR}$ 400*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ .....	$I_D$ 3*	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 2*	A
Pulsed Drain Current .....	$I_{DM}$ 14*	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20^*$	V
Continuous Source Current .....	$I_S$ 3*	A
Pulse Source Current .....	$I_{SM}$ 14*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14) .....	$P_D$ 25*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly (See Figure 14) .....	0.20*	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 14	A
(L = 100 $\mu\text{H}$ )		
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	$T_L$ 300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

\*JEDEC registered values

# Specifications 2N6800

## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain - Source Breakdown Voltage	400*	—	—	V	$V_{GS} = 0V, I_D = 0.25 \text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 0.5 \text{ mA}$
$I_{GSS}$ Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
$I_{GSS}$ Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
$I_{DSS}$ Zero Gate Voltage Drain Current	—	—	250*	$\mu\text{A}$	$V_{DS} = 400V, V_{GS} = 0V$
	—	—	1000*	$\mu\text{A}$	$V_{DS} = 320V, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Voltage <sup>a</sup>	—	—	3.0*	V	$V_{GS} = 10V, I_D = 3.0A$
$R_{DS(on)}$ Static Drain-Source On-State Resistance <sup>a</sup>	—	0.8	1.0*	$\Omega$	$V_{GS} = 10V, I_D = 2.0A, T_A = 25^\circ\text{C}$
	—	—	2.4*	$\Omega$	$V_{GS} = 10V, I_D = 2.0A, T_A = 125^\circ\text{C}$
$V_{SD}$ Diode Forward Voltage <sup>a</sup>	0.70*	—	1.4*	V	$T_C = 25^\circ\text{C}, I_S = 3.0A, V_{GS} = 0V$
$g_{fs}$ Forward Transconductance <sup>a</sup>	2.0*	3.5	6.0*	S(O)	$V_{DS} = 5V, I_D = 2.0A$
$C_{iss}$ Input Capacitance	350*	700	900*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0 \text{ MHz}$
$C_{oss}$ Output Capacitance	50*	150	300*	pF	See Fig. 10
$C_{rss}$ Reverse Transfer Capacitance	20*	40	80*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	30*	ns	$V_{DD} \approx 176V, I_D = 2.0A, Z_o = 50\Omega$
$t_r$ Rise Time	—	—	35*	ns	See Fig. 15
$t_{d(off)}$ Turn-Off Delay Time	—	—	55*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$ Fall Time	—	—	35*	ns	
SOA Safe Operating Area	25	—	—	W	$V_{DS} = 200V, I_D = 125 \text{ mA}$ , See Fig. 16.
	25	—	—	W	$V_{DS} = 8.3V, I_D = 3.0A$ , See Fig. 16.

## Thermal Resistance

$R_{thJC}$ Junction-to-Case	—	—	5.0*	$^\circ\text{C/W}$	
$R_{thJA}$ Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

## Source-Drain Diode Switching Characteristics (Typical)

$t_{rr}$ Reverse Recovery Time	600	ns	$T_J = 150^\circ\text{C}, I_F = 3.0A, dI_F/dt = 100A/\mu\text{s}$
$Q_{RR}$ Reverse Recovered Charge	4.0	$\mu\text{C}$	$T_J = 150^\circ\text{C}, I_F = 3.0A, dI_F/dt = 100A/\mu\text{s}$
$t_{on}$ Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .		

\*JEDEC registered value

<sup>a</sup> Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.

4  
N-CHANNEL  
POWER MOSFETS




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case versus pulse duration.




Fig. 6 - Typical transconductance versus drain current.




Fig. 7 - Typical source-drain diode forward voltage.






Fig. 8 - Breakdown voltage versus temperature.




Fig. 9 - Typical normalized on-resistance versus temperature.




Fig. 10 - Typical capacitance versus drain-to-source voltage.




Fig. 11 - Typical gate charge versus gate-to-source voltage.




Fig. 12 - Typical on-resistance versus drain current.




Fig. 13 - Maximum drain current versus case temperature.




Fig. 14 - Power versus temperature derating curve.




Fig. 15 - Switching time test circuit.




Fig. 16 - Safe operating test circuit.

## N-Channel Enhancement-Mode Power MOS Field-Effect Transistor

August 1991

### Features


- 3.5A, 500V
- $r_{DS(on)} = 1.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6802 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from an integrated circuit.


The 2N6802 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

### Package

 TO-205AF  
BOTTOM VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



4

 N-CHANNEL  
POWER MOSFETS

### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6802	UNITS
Drain-Source Voltage	500*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ )	500*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	3.5*	A
$T_C = +100^\circ\text{C}$	1.5*	A
Pulsed Drain Current	11*	A
Gate-Source Voltage	$\pm 20^*$	V
Continuous Source Current	2.5*	A
Pulse Source Current	11*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14)	25*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly (See Figure 14)	0.20*	W/ $^\circ\text{C}$
Inductive Current, Clamped ( $L = 100\mu\text{H}$ )	11	A
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	300*	$^\circ\text{C}$

\*JEDEC registered values

# Specifications 2N6802

## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain - Source Breakdown Voltage	500*	—	—	V	$V_{GS} = 0V, I_D = 0.25\text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 0.5\text{ mA}$
$I_{GSS}$ Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
$I_{GSS}$ Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
$I_{DSS}$ Zero Gate Voltage Drain Current	—	—	250*	$\mu\text{A}$	$V_{DS} = 500V, V_{GS} = 0V$
	—	—	1000*	$\mu\text{A}$	$V_{DS} = 400V, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Voltage <sup>a</sup>	—	—	3.75*	V	$V_{GS} = 10V, I_D = 2.5A$
$R_{DS(on)}$ Static Drain-Source On-State Resistance <sup>a</sup>	—	1.3	1.5*	$\Omega$	$V_{GS} = 10V, I_D = 1.5A, T_A = 25^\circ\text{C}$
	—	—	3.5*	$\Omega$	$V_{GS} = 10V, I_D = 1.5A, T_A = 125^\circ\text{C}$
$V_{SD}$ Diode Forward Voltage <sup>a</sup>	0.70*	—	1.4*	V	$T_C = 25^\circ\text{C}, I_S = 2.5A, V_{GS} = 0V$
$g_{fs}$ Forward Transconductance <sup>a</sup>	1.5*	2.5	4.5*	S(0)	$V_{DS} = 5V, I_D = 1.5A$
$C_{iss}$ Input Capacitance	350*	600	900*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{ MHz}$
$C_{oss}$ Output Capacitance	25*	100	200*	pF	See Fig. 10
$C_{rss}$ Reverse Transfer Capacitance	15*	30	60*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	30*	ns	$V_{DD} \cong 225V, I_D = 1.5A, Z_\theta = 50\Omega$
$t_r$ Rise Time	—	—	30*	ns	See Fig. 15
$t_{d(off)}$ Turn-Off Delay Time	—	—	55*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$ Fall Time	—	—	30*	ns	
SOA Safe Operating Area	25	—	—	W	$V_{DS} = 200V, I_D = 125\text{ mA}$ , See Fig. 16.
	25	—	—	W	$V_{DS} = 10V, I_D = 2.5A$ , See Fig. 16.

## Thermal Resistance

$R_{thJC}$ Junction-to-Case	—	—	5.0*	$^\circ\text{C/W}$	
$R_{thJA}$ Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

## Source-Drain Diode Switching Characteristics (Typical)

$t_{rr}$ Reverse Recovery Time	800	ns	$T_J = 150^\circ\text{C}, I_F = 2.5A, di_F/dt = 100A/\mu\text{s}$
$Q_{RR}$ Reverse Recovered Charge	4.6	$\mu\text{C}$	$T_J = 150^\circ\text{C}, I_F = 2.5A, di_F/dt = 100A/\mu\text{s}$
$t_{on}$ Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .		

\*JEDEC registered value

<sup>a</sup>Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case versus pulse duration.




Fig. 6 - Typical transconductance versus drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage versus temperature.




Fig. 9 - Typical normalized on-resistance versus temperature.




Fig. 10 - Typical capacitance versus drain-to-source voltage.




Fig. 11 - Typical gate charge versus gate-to-source voltage.




Fig. 12 - Typical on-resistance versus drain current.




Fig. 13 - Maximum drain current versus case temperature.






Fig. 14 - Power versus temperature derating curve.




- NOTES:
1. LHD063 CASE GROUND.
  2. GROUND CONNECTIONS COMMON TO GROUND PLANE ON BOARD.
  3. PULSE WIDTH=3 µs, PERIOD=1 ms, AMPLITUDE=10V.



- NOTES:
- WHEN MEASURING RISE TIME, V<sub>GS(on)</sub> SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME, V<sub>GS(off)</sub> SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TESTS RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

Fig. 15 - Switching time test circuit.



- NOTES:
1. SET V<sub>DS</sub> TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1s PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE V<sub>GS</sub> UNTIL THE SPECIFIED VALUE OF I<sub>D</sub> AND V<sub>DS</sub> ARE OBTAINED. CASE TEMPERATURE = 25°C.
  2. SELECT R<sub>S</sub> SUCH THAT I<sub>D</sub> • R<sub>S</sub> = 2.5 ± 1.0 Vdc.

Fig. 16 - Safe operating test circuit.

## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features


- 30A, 50V
- $r_{DS(on)} = 0.04\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The BUZ11 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ11 is supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	BUZ11	UNITS
Drain-Source Voltage .....	50	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	50	V
Continuous Drain Current $T_C = +30^\circ\text{C}$ .....	30	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$ .....	120	A
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$ .....	75	W
Operating and Storage Junction Temperature Range .....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040 .....	E	
IEC Climatic Category - DIN IEC 68-1 .....	55/150/56	



# Specifications BUZ11

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_c$ ) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$ $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	50	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$ $T_j = 25\text{ °C}$ $T_j = 125\text{ °C}$ $V_{DS} = 50\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 15\text{ A}$	—	0.03	0.04	$\Omega$
Forward Transconductance	$g_{fs}$ $V_{DS} = 25\text{ V}$ $I_D = 15\text{ A}$	4.0	8.0	—	S
Input Capacitance	$C_{iss}$ $V_{GS} = 0\text{ V}$	—	1500	2000	pF
Output Capacitance	$C_{oss}$ $V_{DS} = 25\text{ V}$	—	750	1100	
Reverse Transfer Capacitance	$C_{rss}$ $f = 1\text{ MHz}$	—	250	400	
Turn-On Time $t_{on}$ ( $t_{on} = t_{d(on)} + t_r$ )	$t_{d(on)}$ $t_r$ $V_{CC} = 30\text{ V}$ $I_D = 3\text{ A}$	— —	30 70	45 110	ns
Turn-Off Time $t_{off}$ ( $t_{off} = t_{d(off)} + t_r$ )	$t_{d(off)}$ $t_r$ $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	— —	180 130	230 170	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	$\leq 1.67$			$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	$\leq 75$			

**4**  
N-CHANNEL  
POWER MOSFETS

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	$I_{DR}$ $T_c = 25\text{ °C}$	—	—	30	A
Pulsed Reverse Drain Current	$I_{DRM}$	—	—	120	
Diode Forward Voltage	$V_{SD}$ $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_j = 25\text{ °C}$	—	1.7	2.6	V
Reverse Recovery Time	$t_{rr}$ $T_j = 25\text{ °C}, I_F = I_{DR}$	—	200	—	ns
Reverse Recovered Charge	$Q_{RR}$ $di/dt = 100\text{ A}/\mu\text{s}, V_R = 30\text{ V}$	—	0.25	—	




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features


- 12A, 100V
- $r_{DS(on)} = 0.2\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The BUZ20 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ20 is supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	BUZ20	UNITS
Drain-Source Voltage .....	100	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	100	V
Continuous Drain Current $T_C = +30^\circ\text{C}$ .....	12	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$ .....	48	A
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$ .....	75	W
Operating and Storage Junction Temperature Range .....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040 .....	E	
IEC Climatic Category - DIN IEC 68-1 .....	55/150/56	

# Specifications BUZ20

## ELECTRICAL CHARACTERISTICS At Case Temperature ( $T_c$ ) = 25° C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$ $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	100	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	$I_{DSS}$ $T_j = 25\text{ °C}$ $T_j = 125\text{ °C}$ $V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 6\text{ A}$	—	0.15	0.2	$\Omega$
Forward Transconductance	$g_{fs}$ $V_{DS} = 25\text{ V}$ $I_D = 6\text{ A}$	2.7	4.0	—	S
Input Capacitance	$C_{iss}$ $V_{GS} = 0\text{ V}$	—	1500	2000	pF
Output Capacitance	$C_{oss}$ $V_{DS} = 25\text{ V}$	—	300	500	
Reverse Transfer Capacitance	$C_{rss}$ $f = 1\text{ MHz}$	—	80	140	
Turn-On Time $t_{on}$ ( $t_{on} = t_{d(on)} + t_r$ )	$t_{d(on)}$ $t_r$ $V_{CC} = 30\text{ V}$ $I_D = 2.9\text{ A}$	— —	30 50	45 75	ns
Turn-Off Time $t_{off}$ ( $t_{off} = t_{d(off)} + t_r$ )	$t_{d(off)}$ $t_r$ $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	— —	110 60	140 80	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	$\leq 1.67$			$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	$\leq 75$			

4  
N-CHANNEL  
POWER MOSFETS

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	$I_{DR}$ $T_c = 25\text{ °C}$	—	—	12	A
Pulsed Reverse Drain Current	$I_{DRM}$	—	—	48	
Diode Forward Voltage	$V_{SD}$ $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_j = 25\text{ °C}$	—	1.4	1.8	V
Reverse Recovery Time	$t_r$ $T_j = 25\text{ °C}, I_F = I_{DR}$	—	200	—	ns
Reverse Recovered Charge	$Q_{RR}$ $di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 30\text{ V}$	—	1.6	—	$\mu\text{C}$




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

4  
N-CHANNEL  
POWER MOSFETS

## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features


- 19A, 100V
- $r_{DS(on)} = 0.1\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The BUZ21 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ21 is supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	BUZ21	UNITS
Drain-Source Voltage .....	100	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	100	V
Continuous Drain Current $T_C = +55^\circ\text{C}$ .....	19	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$ .....	75	A
Single Pulse Avalanche Energy*, EAS .....	230	mj
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$ .....	75	W
Operating and Storage Junction Temperature Range .....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040 .....	E	
IEC Climatic Category - DIN IEC 68-1 .....	55/150/56	

\* $V_{DD} = 25\text{V}$ , starting  $T_j = 25^\circ\text{C}$ ,  $L = 440\mu\text{H}$ ,  $R_{GS} = 50\Omega$ ,  $I_{peak} = 28\text{A}$ , see Figures 14 and 15.



## Specifications BUZ21

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_C$ ) = 25°C unless otherwise specified.

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BVDSS	VGS = 0 V ID = 0.25 mA	100	-	-	V
Gate-Threshold Voltage	VGS(th)	VDS = VGS ID = 1 mA	2.1	3	4	
Zero-Gate Voltage Drain Current	IDSS	Tj = 25°C Tj = 125°C VDS = 100 V, VGS = 0 V	-	20 100	250 1000	μA
Gate-Source Leakage Current	IGSS	VGS = 20 V VDS = 0 V	-	10	100	nA
Drain-Source on Resistance	rDS(on)	VGS = 10 V ID = 9 A	-	0.09	0.1	Ω
Forward Transconductance	gfs	VDS = 25 V ID = 9 A	4	8	-	S
Input Capacitance	Ciss	VGS = 0 V VDS = 25 V f = 1 MHz	-	1500	2000	pF
Output Capacitance	Coss		-	450	700	
Reverse Transfer Capacitance	Crss		-	150	240	
Turn-On Time ton (ton = td(on) + tr)	td(on)	Vcc = 30 V ID = 3 A	-	30	45	ns
	tr		-	50	75	
Turn-Off Time toff (toff = td(off) + tr)	td(off)	VGS = 10 V RGS = 50 Ω	-	170	220	
	tr		-	80	110	
Thermal Resistance, Junction-to-Case	RθJC		≤ 1.67			°C/W
Thermal Resistance, Junction-to-Ambient	RθJA		≤ 75			

\*VDD = 25 V, starting Tj = 25°C, L = 440 μH, Rgs = 50 Ω, Ipeak = 28 A, see figure 14 & 15.

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	IDR	Tc = 25°C	-	-	19	A
Pulsed Reverse Drain Current	IDRM		-	-	75	
Diode Forward Voltage	VSD	IF = 2 x IDR VGS = 0 V, Tj = 25°C	-	1.5	2.1	V
Reverse Recovery Time	trr	Tj = 25°C, IF = IDR	-	200	-	ns
Reverse Recovered Charge	QRR	dIF/dt = 100 A/μs, VR = 30 V	-	0.25	-	μC

4  
N-CHANNEL  
POWER MOSFETS

# BUZ21




Figure 1 - Maximum safe operating areas for all types.




Figure 2 - Power vs temperature derating curve for all types.




Figure 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Figure 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Figure 5 - Typical transfer characteristics for all types.




Figure 6 - Typical output characteristics.




Figure 7 - Typical transconductance vs drain current.




Figure 8 - Typical on-resistance vs drain current.




Figure 9 - Typical capacitance vs drain-to-source voltage.




Figure 10 - Maximum drain current vs case temperature.




Figure 11 - Typical source-drain diode forward voltage.




Figure 12 - Maximum effective transient thermal impedance, junction-to-case vs pulse duration




Figure 13 - Typical gate charge vs gate-to-source voltage.




Figure 14 - Unclamped energy test circuit.




Figure 15 - Unclamped energy test waveforms.

## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features


- 9.5A, 200V
- $r_{DS(on)} = 0.4\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The BUZ32 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ32 is supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	BUZ32	UNITS
Drain-Source Voltage .....	200	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	200	V
Continuous Drain Current		
$T_C = +55^\circ\text{C}$ .....	9.5	A
Pulsed Drain Current		
$T_C = +25^\circ\text{C}$ .....	38	A
Single Pulse Avalanche Energy*, EAS .....	150	mj
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ .....	75	W
Operating and Storage Junction Temperature Range .....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040 .....	E	
IEC Climatic Category - DIN IEC 68-1 .....	55/150/56	

\* $V_{DD} = 20\text{V}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 3.3\mu\text{H}$ ,  $R_{GS} = 50\Omega$ ,  $I_{peak} = 9\text{A}$ , see Figures 14 and 15.

## Specifications BUZ32

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_C$ ) = 25°C unless otherwise specified.

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BVDSS	VGS = 0 V ID = 0.25 mA	200	-	-	V
Gate-Threshold Voltage	VGS(th)	VDS = VGS ID = 1 mA	2.1	3	4	
Zero-Gate Voltage Drain Current	IDSS	Tj = 25°C Tj = 125°C VDS = 200 V, VGS = 0 V	- -	20 100	250 1000	μA
Gate-Source Leakage Current	IGSS	VGS = 20 V VDS = 0 V	-	10	100	nA
Drain-Source on Resistance	rDS(on)	VGS = 10 V ID = 4.5 A	-	0.35	0.4	Ω
Forward Transconductance	gfs	VDS = 25 V ID = 4.5 A	2.2	5.0	-	S
Input Capacitance	Ciss	VGS = 0 V VDS = 25 V f = 1 MHz	-	1500	2000	pF
Output Capacitance	Coss		-	250	400	
Reverse Transfer Capacitance	Crss		-	70	120	
Turn-On Time ton (ton = td(on) + tr)	td(on) tr	Vcc = 30 V ID = 2.9 A	-	30	45	ns
Turn-Off Time toff (toff = td(off) + tr)	td(off) tr		VGS = 10 V RGS = 50 Ω	-	40	
				-	110	
			-	60	80	
Thermal Resistance, Junction-to-Case	RθJC		≤ 1.67			°C/W
Thermal Resistance, Junction-to-Ambient	RθJA		≤ 75			

\*VDD = 20 V, starting Tj = 25°C, L = 3.37 μHy, Rgs = 50 Ω, Ipeak = 9 A, see figure 14 & 15.

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	IDR	Tc = 25°C	-	-	9.5	A
Pulsed Reverse Drain Current	IDRM		-	-	38	
Diode Forward Voltage	VSD	IF = 2 x IDR VGS = 0 V, Tj = 25°C	-	1.3	1.7	V
Reverse Recovery Time	trr	Tj = 25°C, IF = IDR	-	400	-	ns
Reverse Recovered Charge	QRR	dIF/dt = 100 A/μs, VR = 100 V	-	6.0	-	μC

# BUZ32




Figure 1 - Maximum safe operating areas for all types.




Figure 2 - Power vs temperature derating curve for all types.




Figure 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Figure 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Figure 5 - Typical transfer characteristics for all types.




Figure 6 - Typical output characteristics.




Figure 7 - Typical transconductance vs drain current.




Figure 8 - Typical on-resistance vs drain current.




Figure 9 - Typical capacitance vs drain-to-source voltage.




Figure 10 - Maximum drain current vs case temperature.




Figure 11 - Typical source-drain diode forward voltage.






Figure 12 - Maximum effective transient thermal impedance, junction-to-case vs pulse duration




Figure 13 - Typical gate charge vs gate-to-source voltage.




Figure 14 - Unclamped energy test circuit.




Figure 15 - Unclamped energy test waveforms.

## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features

- 11.5A, 400V
- $r_{DS(on)} = 0.4\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The BUZ351 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The BUZ351 is supplied in the JEDEC TO-218AC plastic package.


### Package

TO-218AC  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	BUZ351	UNITS
Drain-Source Voltage .....	400	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	400	V
Continuous Drain Current		
$T_C = +30^\circ\text{C}$ .....	11.5	A
Pulsed Drain Current		
$T_C = +25^\circ\text{C}$ .....	46	A
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ .....	125	W
Operating and Storage Junction Temperature Range .....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040 .....	E	
IEC Climatic Category - DIN IEC 68-1 .....	55/150/56	

# Specifications BUZ351

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_C$ ) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$ $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	400	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	$I_{DSS}$ $T_J = 25^\circ\text{ C}$ $T_J = 125^\circ\text{ C}$ $V_{DS} = 400\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 5.5\text{ A}$	—	0.35	0.4	$\Omega$
Forward Transconductance	$g_{fs}$ $V_{DS} = 25\text{ V}$ $I_D = 5.5\text{ A}$	3.3	4.5	—	S
Input Capacitance	$C_{iss}$ $V_{GS} = 0\text{ V}$ $V_{DS} = 25\text{ V}$ $f = 1\text{ MHz}$	—	3.8	4.9	nF
Output Capacitance	$C_{oss}$	—	300	500	
Reverse Transfer Capacitance	$C_{rss}$	—	120	200	
Turn-On Time $t_{on}$ ( $t_{on} = t_{d(on)} + t_r$ )	$t_{d(on)}$ $t_r$ $V_{CC} = 30\text{ V}$ $I_D = 2.9\text{ A}$	— —	50 80	75 120	ns
Turn-Off Time $t_{off}$ ( $t_{off} = t_{d(off)} + t_r$ )	$t_{d(off)}$ $t_r$ $V_{GS} = 10\text{ V}$ $R_{GS} = 50\ \Omega$	— —	330 110	430 140	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	$\leq 1$			$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	$\leq 45$			

**4**  
**N-CHANNEL**  
**POWER MOSFETS**

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	$I_{DR}$ $T_C = 25^\circ\text{ C}$	—	—	11.5	A
Pulsed Reverse Drain Current	$I_{DRM}$	—	—	46	
Diode Forward Voltage	$V_{SD}$ $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_J = 25^\circ\text{ C}$	—	1.3	1.7	V
Reverse Recovery Time	$t_{rr}$ $T_J = 25^\circ\text{ C}, I_F = I_{DR}$	—	1	—	ns
Reverse Recovered Charge	$Q_{RR}$ $di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	10	—	$\mu\text{C}$




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

4  
N-CHANNEL  
POWER MOSFETS

## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features

- 4.5A, 500V
- $r_{DS(on)} = 1.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The BUZ41A is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The BUZ41A is supplied in the JEDEC TO-220AB plastic package.


### Package

TO-220AB  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	BUZ41A	UNITS
Drain-Source Voltage .....	500	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	500	V
Continuous Drain Current $T_C = +35^\circ\text{C}$ .....	4.5	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$ .....	18	A
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$ .....	75	W
Operating and Storage Junction Temperature Range .....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040 .....	E	
IEC Climatic Category - DIN IEC 68-1 .....	55/150/56	

# Specifications BUZ41A

## ELECTRICAL CHARACTERISTICS At Case Temperature ( $T_c$ ) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$ $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	500	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	$I_{DSS}$ $T_J = 25\text{ }^\circ\text{C}$ $T_J = 125\text{ }^\circ\text{C}$ $V_{DS} = 500\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 2.5\text{ A}$	—	1.4	1.5	$\Omega$
Forward Transconductance	$g_{fs}$ $V_{DS} = 25\text{ V}$ $I_D = 2.5\text{ A}$	1.5	2.5	—	S
Input Capacitance	$C_{iss}$ $V_{GS} = 0\text{ V}$	—	1500	2000	pF
Output Capacitance	$C_{oss}$ $V_{DS} = 25\text{ V}$	—	110	170	
Reverse Transfer Capacitance	$C_{rss}$ $f = 1\text{ MHz}$	—	40	70	
Turn-On Time $t_{on}$ ( $t_{on} = t_{d(on)} + t_r$ )	$t_{d(on)}$ $t_r$ $V_{CC} = 30\text{ V}$ $I_D = 2.6\text{ A}$	— —	30 40	45 60	ns
Turn-Off Time $t_{off}$ ( $t_{off} = t_{d(off)} + t_r$ )	$t_{d(off)}$ $t_r$ $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	— —	110 50	140 65	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	$\leq 1.67$			$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	$\leq 75$			

4  
N-CHANNEL  
POWER MOSFETS

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	$I_{DR}$ $T_c = 25\text{ }^\circ\text{C}$	—	—	4.5	A
Pulsed Reverse Drain Current	$I_{DRM}$	—	—	18	
Diode Forward Voltage	$V_{SD}$ $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_J = 25\text{ }^\circ\text{C}$	—	1.1	1.5	V
Reverse Recovery Time	$t_{rr}$ $T_J = 25\text{ }^\circ\text{C}, I_F = I_{DR}$	—	1200	—	ns
Reverse Recovered Charge	$Q_{RR}$ $di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	6	—	$\mu\text{C}$




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.






Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features


- 4.0A, 500V
- $r_{DS(on)} = 2.0\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The BUZ42 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ42 is supplied in the JEDEC TO-220AB plastic package.

### Package

 TO-220AB  
TOP VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	BUZ42	UNITS
Drain-Source Voltage .....	500	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	500	V
Continuous Drain Current $T_C = +55^\circ\text{C}$ .....	40	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$ .....	16	A
Single Pulse Avalanche Energy*, EAS .....	300	mj
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$ .....	75	W
Operating and Storage Junction Temperature Range .....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040 .....	E	
IEC Climatic Category - DIN IEC 68-1 .....	55/150/56	

\* $V_{DD} = 50\text{V}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 25\mu\text{H}$ ,  $R_{GS} = 25\Omega$ ,  $I_{peak} = 4.5\text{A}$ , see Figures 14 and 15.

## Specifications BUZ42

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_C$ ) = 25°C unless otherwise specified.

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BVDSS	VGS = 0 V ID = 0.25 mA	500	-	-	V
Gate-Threshold Voltage	VGS(th)	VDS = VGS ID = 1 mA	2.1	3	4	
Zero-Gate Voltage Drain Current	IDSS	TJ = 25°C TJ = 125°C VDS = 500 V, VGS = 0 V	- -	20 100	250 1000	μA
Gate-Source Leakage Current	IGSS	VGS = 20 V VDS = 0 V	-	10	100	nA
Drain-Source on Resistance	rDS(on)	VGS = 10 V ID = 2.5 A	-	1.6	2.0	Ω
Forward Transconductance	gfs	VDS = 25 V ID = 2.5 A	1.5	2.5	-	S
Input Capacitance	Ciss	VGS = 0 V	-	1500	2000	pF
Output Capacitance	Coss	VDS = 25 V	-	110	170	
Reverse Transfer Capacitance	Cres	f = 1 MHz	-	40	70	
Turn-On Time ton (ton = td(on) + tr)	td(on) tr	Vcc = 30 V ID = 2.5 A	- -	30 40	45 60	ns
Turn-Off Time toff (toff = td(off) + tr)	td(off) tr	VGS = 10 V RGS = 50 Ω	- -	110 50	140 65	
Thermal Resistance, Junction-to-Case	RθJC		≤ 1.67			
Thermal Resistance, Junction-to-Ambient	RθJA		≤ 75			

\*VDD = 50 V, starting TJ = 25°C, L = 25 μH, Rgs = 25Ω, Ipeak = 4.5 A, see figure 14 & 15.

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	IDR	Tc = 25°C	-	-	4.0	A
Pulsed Reverse Drain Current	IDRM		-	-	16	
Diode Forward Voltage	VSD	IF = 2 x IDR VGS = 0 V, TJ = 25°C	-	1.1	1.5	V
Reverse Recovery Time	trr	TJ = 25°C, IF = IDR	-	1200	-	ns
Reverse Recovered Charge	QRR	dIF/dt = 100 A/μs, VR = 100 V	-	6.0	-	

# BUZ42




Figure 1 - Maximum safe operating areas for all types.




Figure 2 - Power vs temperature derating curve for all types.




Figure 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Figure 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Figure 5 - Typical transfer characteristics for all types.




Figure 6 - Typical output characteristics.




Figure 7 - Typical transconductance vs drain current.




Figure 8 - Typical on-resistance vs drain current.




Figure 9 - Typical capacitance vs drain-to-source voltage.




Figure 10 - Maximum drain current vs case temperature.






Figure 11 - Typical source-drain diode forward voltage.

**4**


**N-CHANNEL  
POWER MOSFETS**




**Figure 12 - Maximum effective transient thermal impedance, junction-to-case vs pulse duration**



**Figure 13 - Typical gate charge vs gate-to-source voltage.**



**Figure 14 - Unclamped energy test circuit.**



**Figure 15 - Unclamped energy test waveforms.**

## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features


- 9.6A, 500V
- $r_{DS(on)} = 0.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The BUZ45 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ45 is supplied in the JEDEC TO-204AA plastic package.

### Package

 TO-204AA  
BOTTOM VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	BUZ45	UNITS
Drain-Source Voltage .....	500	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	500	V
Continuous Drain Current $T_C = +25^\circ\text{C}$ .....	9.6	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$ .....	38	A
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$ .....	125	W
Operating and Storage Junction Temperature Range .....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040 .....	E	
IEC Climatic Category - DIN IEC 68-1 .....	55/150/56	

# Specifications BUZ45

## ELECTRICAL CHARACTERISTICS At Case Temperature ( $T_c$ ) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$ $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	500	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	$I_{DSS}$ $T_J = 25\text{ °C}$ $T_J = 125\text{ °C}$ $V_{DS} = 500\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 5\text{ A}$	—	0.55	0.6	$\Omega$
Forward Transconductance	$g_{fs}$ $V_{DS} = 25\text{ V}$ $I_D = 5\text{ A}$	2.7	5	—	S
Input Capacitance	$C_{iss}$ $V_{GS} = 0\text{ V}$ $V_{DS} = 25\text{ V}$ $f = 1\text{ MHz}$	—	3800	4900	pF
Output Capacitance	$C_{oss}$	—	250	400	
Reverse Transfer Capacitance	$C_{rss}$	—	100	170	
Turn-On Time $t_{on}$ ( $t_{on} = t_{d(on)} + t_r$ )	$t_{d(on)}$ $t_r$ $V_{CC} = 30\text{ V}$ $I_D = 2.8\text{ A}$ $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	— —	50 80	75 120	ns
Turn-Off Time $t_{off}$ ( $t_{off} = t_{d(off)} + t_r$ )	$t_{d(off)}$ $t_r$	— —	330 110	430 140	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	$\leq 1$			$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	$\leq 35$			

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	$I_{DR}$ $T_c = 25\text{ °C}$	—	—	9.6	A
Pulsed Reverse Drain Current	$I_{DRM}$	—	—	38	
Diode Forward Voltage	$V_{SD}$ $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_J = 25\text{ °C}$	—	1.3	1.7	V
Reverse Recovery Time	$t_{rr}$ $T_J = 25\text{ °C}, I_F = I_{DR}$	—	1200	—	ns
Reverse Recovered Charge	$Q_{RR}$ $di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	12	—	$\mu\text{C}$




Fig. 1 - Maximum safe operating areas for all types.






Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.

4  
N-CHANNEL  
POWER MOSFETS




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features


- 8.3A, 500V
- $r_{DS(on)} = 0.8\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The BUZ45A is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ45A is supplied in the JEDEC TO-204AA plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



4

N-CHANNEL  
POWER MOSFETS

### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	BUZ45A	UNITS
Drain-Source Voltage .....	500	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ).....	500	V
Continuous Drain Current $T_C = +25^\circ\text{C}$ .....	8.3	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$ .....	33	A
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$ .....	125	W
Operating and Storage Junction Temperature Range.....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040 .....	E	
IEC Climatic Category - DIN IEC 68-1 .....	55/150/56	

# Specifications BUZ45A

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_C$ ) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$ $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	500	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	$I_{DSS}$ $T_J = 25\text{ °C}$ $T_J = 125\text{ °C}$ $V_{DS} = 500\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 5\text{ A}$	—	0.7	0.8	$\Omega$
Forward Transconductance	$g_{fs}$ $V_{DS} = 25\text{ V}$ $I_D = 5\text{ A}$	2.7	5	—	S
Input Capacitance	$C_{iss}$ $V_{GS} = 0\text{ V}$	—	3800	4900	pF
Output Capacitance	$C_{oss}$ $V_{DS} = 25\text{ V}$ $f = 1\text{ MHz}$	—	250	400	
Reverse Transfer Capacitance	$C_{rss}$	—	100	170	
Turn-On Time $t_{on}$ ( $t_{on} = t_{d(on)} + t_r$ )	$t_{d(on)}$ $t_r$ $V_{CC} = 30\text{ V}$ $I_D = 2.8\text{ A}$	— —	50 80	75 120	ns
Turn-Off Time $t_{off}$ ( $t_{off} = t_{d(off)} + t_r$ )	$t_{d(off)}$ $t_r$ $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	— —	330 110	430 140	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	$\leq 1$			$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	$\leq 35$			

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	$I_{DR}$ $T_C = 25\text{ °C}$	—	—	8.3	A
Pulsed Reverse Drain Current	$I_{DRM}$	—	—	33	
Diode Forward Voltage	$V_{SD}$ $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_J = 25\text{ °C}$	—	1.3	1.6	V
Reverse Recovery Time	$t_{rr}$ $T_J = 25\text{ °C}, I_F = I_{DR}$	—	1200	—	ns
Reverse Recovered Charge	$Q_{RR}$ $di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	12	—	$\mu\text{C}$




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.

# BUZ45A




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features


- 10A, 500V
- $r_{DS(on)} = 0.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The BUZ45B is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ45B is supplied in the JEDEC TO-204AA plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	BUZ45B	UNITS
Drain-Source Voltage .....	500	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	500	V
Continuous Drain Current $T_C = +35^\circ\text{C}$ .....	10	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$ .....	40	A
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$ .....	125	W
Operating and Storage Junction Temperature Range .....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040 .....	E	
IEC Climatic Category - DIN IEC 68-1 .....	55/150/56	

# Specifications BUZ45B

## ELECTRICAL CHARACTERISTICS At Case Temperature ( $T_c$ ) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DS}$ $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	500	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	$I_{DSS}$ $T_j = 25\text{ °C}$ $T_j = 125\text{ °C}$ $V_{DS} = 500\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 5\text{ A}$	—	0.49	0.50	$\Omega$
Forward Transconductance	$g_{fs}$ $V_{DS} = 25\text{ V}$ $I_D = 5\text{ A}$	2.7	5	—	S
Input Capacitance	$C_{iss}$ $V_{GS} = 0\text{ V}$ $V_{DS} = 25\text{ V}$ $f = 1\text{ MHz}$	—	3800	4900	pF
Output Capacitance		—	250	400	
Reverse Transfer Capacitance		—	100	170	
Turn-On Time $t_{on}$ ( $t_{on} = t_{d(on)} + t_r$ )	$t_{d(on)}$ $t_r$ $V_{CC} = 30\text{ V}$ $I_D = 2.9\text{ A}$ $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	—	50	75	ns
Turn-Off Time $t_{off}$ ( $t_{off} = t_{d(off)} + t_r$ )		—	80	120	
		—	330	430	
		—	110	140	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	$\leq 1$			$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	$\leq 35$			

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	$T_c = 25\text{ °C}$	—	—	10	A
Pulsed Reverse Drain Current		—	—	40	
Diode Forward Voltage	$V_{SD}$ $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_j = 25\text{ °C}$	—	1.3	1.7	V
Reverse Recovery Time	$t_{rr}$ $T_j = 25\text{ °C}, I_F = I_{DR}$	—	1200	—	ns
Reverse Recovered Charge	$Q_{RR}$ $di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	12	—	$\mu\text{C}$




Fig. 1 - Maximum safe operating areas for all types.






Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features


- 5.5A, 400V
- $r_{DS(on)} = 1.0\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The BUZ60 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ60 is supplied in the JEDEC TO-220AB plastic package.

### Package

 TO-220AB  
TOP VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	BUZ60	UNITS
Drain-Source Voltage .....	400	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	400	V
Continuous Drain Current $T_C = +35^\circ\text{C}$ .....	5.5	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$ .....	22	A
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$ .....	75	W
Operating and Storage Junction Temperature Range .....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040 .....	E	
IEC Climatic Category - DIN IEC 68-1 .....	55/150/56	

# Specifications BUZ60

## ELECTRICAL CHARACTERISTICS At Case Temperature ( $T_C$ ) = 25° C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$ $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	400	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	$I_{DSS}$ $T_J = 25\text{ °C}$ $T_J = 125\text{ °C}$ $V_{DS} = 400\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 2.5\text{ A}$	—	0.9	1	$\Omega$
Forward Transconductance	$g_{fs}$ $V_{DS} = 25\text{ V}$ $I_D = 2.5\text{ A}$	1.7	2.5	—	S
Input Capacitance	$C_{iss}$ $V_{GS} = 0\text{ V}$	—	1.5	2	pF
Output Capacitance	$C_{oss}$ $V_{DS} = 25\text{ V}$ $f = 1\text{ MHz}$	—	120	180	
Reverse Transfer Capacitance	$C_{rss}$	—	35	60	
Turn-On Time $t_{on}$ ( $t_{on} = t_{d(on)} + t_r$ )	$t_{d(on)}$ $t_r$ $V_{CC} = 30\text{ V}$ $I_D = 2.7\text{ A}$	— —	30 40	45 60	ns
Turn-Off Time $t_{off}$ ( $t_{off} = t_{d(off)} + t_f$ )	$t_{d(off)}$ $t_f$ $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	— —	110 50	140 65	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	$\leq 1.67$			°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	$\leq 75$			

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	$I_{DR}$ $T_C = 25\text{ °C}$	—	—	5.5	A
Pulsed Reverse Drain Current	$I_{DRM}$	—	—	22	
Diode Forward Voltage	$V_{SD}$ $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_J = 25\text{ °C}$	—	1.15	1.6	V
Reverse Recovery Time	$t_{rr}$ $T_J = 25\text{ °C}, I_F = I_{DR}$	—	1000	—	ns
Reverse Recovered Charge	$Q_{RR}$ $di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	5	—	$\mu\text{C}$




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features


- 4.5A, 400V
- $r_{DS(on)} = 1.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The BUZ60B is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ60B is supplied in the JEDEC TO-220AB plastic package.

### Package

 TO-220AB  
TOP VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	BUZ60B	UNITS
Drain-Source Voltage .....	400	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	400	V
Continuous Drain Current $T_C = +35^\circ\text{C}$ .....	4.5	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$ .....	18	A
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$ .....	75	W
Operating and Storage Junction Temperature Range .....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040 .....	E	
IEC Climatic Category - DIN IEC 68-1 .....	55/150/56	

# Specifications BUZ60B

## ELECTRICAL CHARACTERISTICS At Case Temperature ( $T_c$ ) = 25° C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$ $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	400	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	$I_{DSS}$ $T_j = 25\text{ °C}$ $T_j = 125\text{ °C}$ $V_{DS} = 400\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 2.5\text{ A}$	—	1.2	1.5	$\Omega$
Forward Transconductance	$g_{fs}$ $V_{DS} = 25\text{ V}$ $I_D = 2.5\text{ A}$	1.7	2.5	—	S
Input Capacitance	$C_{iss}$ $V_{GS} = 0\text{ V}$	—	1.5	2	pF
Output Capacitance	$C_{oss}$ $V_{DS} = 25\text{ V}$ $f = 1\text{ MHz}$	—	120	180	
Reverse Transfer Capacitance	$C_{rss}$	—	35	60	
Turn-On Time $t_{on}$ ( $t_{on} = t_{d(on)} + t_r$ )	$t_{d(on)}$ $t_r$ $V_{CC} = 30\text{ V}$ $I_D = 2.6\text{ A}$	— —	30 40	45 60	ns
Turn-Off Time $t_{off}$ ( $t_{off} = t_{d(off)} + t_r$ )	$t_{d(off)}$ $t_r$ $V_{GS} = 10\text{ V}$ $R_{GS} = 50\ \Omega$	— —	110 50	140 65	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	$\leq 1.67$			$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	$\leq 75$			

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	$I_{DR}$ $T_c = 25\text{ °C}$	—	1.7	4.5	A
Pulsed Reverse Drain Current	$I_{DRM}$	—	—	18	
Diode Forward Voltage	$V_{SD}$ $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_j = 25\text{ °C}$	—	1.15	1.50	V
Reverse Recovery Time	$t_{rr}$ $T_j = 25\text{ °C}, I_F = I_{DR}$	—	1000	—	ns
Reverse Recovered Charge	$Q_{RR}$ $di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	5	—	$\mu\text{C}$




Fig. 1 - Maximum safe operating areas for all types.






Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.

# BUZ60B




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features

- 14A, 50V
- $r_{DS(on)} = 0.1\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The BUZ71 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The BUZ71 is supplied in the JEDEC TO-220AB plastic package.


### Package

TO-220AB  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	BUZ71	UNITS
Drain-Source Voltage .....	50	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	50	V
Continuous Drain Current $T_C = +55^\circ\text{C}$ .....	14	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$ .....	56	A
Single Pulse Avalanche Energy*, EAS .....	100	mj
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$ .....	40	W
Operating and Storage Junction Temperature Range .....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040 .....	E	
IEC Climatic Category - DIN IEC 68-1 .....	55/150/56	

\* $V_{DD} = 10\text{V}$ , starting  $T_j = 25^\circ\text{C}$ ,  $L = 820\mu\text{H}$ ,  $I_{peak} = 14\text{A}$ , see Figures 14 and 15.

## Specifications BUZ71

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_C$ ) = +25°C Unless Otherwise Specified.

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BVDSS	VGS = 0 V ID = 0.25 mA	50	-	-	V
Gate-Threshold Voltage	VGS(th)	VDS = VGS ID = 1 mA	2.1	3	4	
Zero-Gate Voltage Drain Current	IDSS	TJ = 25°C TJ = 125°C VDS = 50 V, VGS = 0 V	- -	20 100	250 1000	μA
Gate-Source Leakage Current	IGSS	VGS = 20 V VDS = 0 V	-	10	100	nA
Drain-Source on Resistance	rDS(on)	VGS = 10 V ID = 9 A	-	0.09	0.1	Ω
Forward Transconductance	gfs	VDS = 25 V ID = 9 A	3.0	5.2	-	S
Input Capacitance	Ciss	VGS = 0 V	-	480	650	pF
Output Capacitance	Coss	VDS = 25 V	-	280	450	
Reverse Transfer Capacitance	Crss	f = 1 MHz	-	160	280	
Turn-On Time ton (ton = td(on) + tr)	td(on) tr	Vcc = 30 V ID = 3 A	- -	20 55	30 85	ns
Turn-Off Time toff (toff = td(off) = tr)	td(off) tr	VGS = 10 V RGS = 50 Ω	- -	70 80	90 110	
Thermal Resistance, Junction-to-Case	RθJC			≤ 3.1		
Thermal Resistance, Junction-to-Ambient	RθJA			≤ 75		

\*VDD = 10 V, starting TJ = 25°C, L = 820 μHy, Ipeak = 14 A, see figure 14 & 15.

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	IDR	Tc = 25°C	-	-	14	A
Pulsed Reverse Drain Current	IDRM		-	-	56	
Diode Forward Voltage	VSD	IF = 2 x IDR VGS = 0 V, TJ = 25°C	-	1.6	1.8	V
Reverse Recovery Time	trr	TJ = 25°C, IF = IDR	-	120	-	ns
Reverse Recovered Charge	QRR	dIF/dt = 100 A/μs, VR = 30 V	-	0.15	-	μC

# BUZ71




Figure 1 - Maximum safe operating areas for all types.




Figure 2 - Power vs temperature derating curve for all types.




Figure 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Figure 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Figure 5 - Typical transfer characteristics for all types.




Figure 6 - Typical output characteristics.




Figure 7 - Typical transconductance vs drain current.




Figure 8 - Typical on-resistance vs drain current.




Figure 9 - Typical capacitance vs drain-to-source voltage.




Figure 10 - Maximum drain current vs case temperature.




Figure 11 - Typical source-drain diode forward voltage.




Figure 12 - Maximum effective transient thermal impedance, junction-to-case vs pulse duration




Figure 13 - Typical gate charge vs gate-to-source voltage.




Figure 14 - Unclamped energy test circuit.




Figure 15 - Unclamped energy test waveforms.

August 1991

## N-Channel Enhancement-Mode Power Field-Effect Transistor

### Features

- 13A, 50V
- $r_{DS(on)} = 0.12\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The BUZ71A is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The BUZ71A is supplied in the JEDEC TO-220AB plastic package.


### Package

TO-220AB  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	BUZ71A	UNITS
Drain-Source Voltage .....	50	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	50	V
Continuous Drain Current		
$T_C = +55^\circ\text{C}$ .....	13	A
Pulsed Drain Current		
$T_C = +25^\circ\text{C}$ .....	48	A
Single Pulse Avalanche Energy*, EAS .....	100	mJ
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ .....	40	W
Operating and Storage Junction Temperature Range .....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040 .....	E	
IEC Climatic Category - DIN IEC 68-1 .....	55/150/56	

\* $V_{DD} = 10\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 820\mu\text{H}$ ,  $I_{peak} = 14\text{A}$ , see Figures 14 and 15.



## Specifications BUZ71A

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_C$ ) = +25°C Unless Otherwise Specified.

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BVDSS	VGS = 0 V ID = 0.25 mA	50	-	-	V
Gate-Threshold Voltage	VGS(th)	VDS = VGS ID = 1 mA	2.1	3	4	
Zero-Gate Voltage Drain Current	IDSS	Tj = 25°C Tj = 125°C VDS = 50 V, VGS = 0 V	- -	20 100	250 1000	μA
Gate-Source Leakage Current	IGSS	VGS = 20 V VDS = 0 V	-	10	100	nA
Drain-Source on Resistance	rDS(on)	VGS = 10 V ID = 9 A	-	0.11	0.12	Ω
Forward Transconductance	gfs	VDS = 25 V ID = 9 A	3.0	5.2	-	S
Input Capacitance	Ciss	VGS = 0 V	-	480	650	pF
Output Capacitance	Coss	VDS = 25 V	-	280	450	
Reverse Transfer Capacitance	Crss	f = 1 MHz	-	160	280	
Turn-On Time ton (ton = td(on) + tr)	td(on) tr	Vcc = 30 V ID = 3 A	- -	20 55	30 85	ns
Turn-Off Time toff (toff = td(off) = tr)	td(off) tr	VGS = 10 V RGS = 50 Ω	- -	70 80	90 110	
Thermal Resistance, Junction-to-Case	RθJC		≤ 3.1			
Thermal Resistance, Junction-to-Ambient	RθJA		≤ 75			

\*VDD = 10 V, starting Tj = 25°C, L = 820 μHy, Ipeak = 14 A, see figure 14 & 15.

**4**  
N-CHANNEL  
POWER MOSFETS

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	IDR	Tc = 25°C	-	-	13	A
Pulsed Reverse Drain Current	IDRM		-	-	52	
Diode Forward Voltage	VSD	IF = 2 x IDR VGS = 0 V, Tj = 25°C	-	1.6	2.2	V
Reverse Recovery Time	trr	Tj = 25°C, IF = IDR	-	120	-	ns
Reverse Recovered Charge	QRR	dIF/dt = 100 A/μs, VR = 30 V	-	0.15	-	μC

# BUZ71A




Figure 1 - Maximum safe operating areas for all types.




Figure 2 - Power vs temperature derating curve for all types.




Figure 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Figure 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Figure 5 - Typical transfer characteristics for all types.




Figure 6 - Typical output characteristics.




Figure 7 - Typical transconductance vs drain current.




Figure 8 - Typical on-resistance vs drain current.




Figure 9 - Typical capacitance vs drain-to-source voltage.




Figure 10 - Maximum drain current vs case temperature.




Figure 11 - Typical source-drain diode forward voltage.




Figure 12 - Maximum effective transient thermal impedance, junction-to-case vs pulse duration




Figure 13 - Typical gate charge vs gate-to-source voltage.




Figure 14 - Unclamped energy test circuit.




Figure 15 - Unclamped energy test waveforms.

## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features

- 9A, 100V
- $r_{DS(on)} = 0.25\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The BUZ72A is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The BUZ72A is supplied in the JEDEC TO-220AB plastic package.


### Package

TO-220AB  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	BUZ72A	UNITS
Drain-Source Voltage .....	100	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	100	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ .....	9	A
Pulsed Drain Current		
$T_C = +25^\circ\text{C}$ .....	36	A
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ .....	40	W
Operating and Storage Junction Temperature Range .....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040 .....	E	
IEC Climatic Category - DIN IEC 68-1 .....	55/150/56	

# Specifications BUZ72A

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_c$ ) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$ $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	100	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	$I_{DSS}$ $T_J = 25\text{ °C}$ $T_J = 125\text{ °C}$ $V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 5\text{ A}$	—	0.23	0.25	$\Omega$
Forward Transconductance	$g_{fs}$ $V_{DS} = 25\text{ V}$ $I_D = 5\text{ A}$	2.7	3.8	—	S
Input Capacitance	$C_{iss}$ $V_{GS} = 0\text{ V}$	—	450	600	pF
Output Capacitance	$C_{oss}$ $V_{DS} = 25\text{ V}$	—	150	240	
Reverse Transfer Capacitance	$C_{rss}$ $f = 1\text{ MHz}$	—	80	130	
Turn-On Time $t_{on}$ ( $t_{on} = t_{d(on)} + t_r$ )	$t_{d(on)}$ $t_r$ $V_{CC} = 30\text{ V}$ $I_D = 2.9\text{ A}$	— —	20 45	30 70	ns
Turn-Off Time $t_{off}$ ( $t_{off} = t_{d(off)} + t_f$ )	$t_{d(off)}$ $t_f$ $V_{GS} = 10\text{ V}$ $R_{GS} = 50\ \Omega$	— —	70 55	90 70	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	$\leq 3.1$			$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	$\leq 75$			

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	$I_{DR}$ $T_c = 25\text{ °C}$	—	—	9	A
Pulsed Reverse Drain Current	$i_{DRM}$	—	—	36	
Diode Forward Voltage	$V_{SD}$ $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_J = 25\text{ °C}$	—	1.5	2	V
Reverse Recovery Time	$t_{rr}$ $T_J = 25\text{ °C}, I_F = I_{DR}$	—	170	—	ns
Reverse Recovered Charge	$Q_{RR}$ $di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 30\text{ V}$	—	0.30	—	$\mu\text{C}$




Fig. 1 - Maximum safe operating areas for all types.

# BUZ72A




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.



## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features

- 5.8A, 200V
- $r_{DS(on)} = 0.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The BUZ73A is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The BUZ73A is supplied in the JEDEC TO-220AB plastic package.


### Package

TO-220AB  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	BUZ73A	UNITS
Drain-Source Voltage .....	200	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	200	V
Continuous Drain Current $T_C = +25^\circ\text{C}$ .....	5.8	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$ .....	23	A
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$ .....	40	W
Operating and Storage Junction Temperature Range .....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040 .....	E	
IEC Climatic Category - DIN IEC 68-1 .....	55/150/56	

# Specifications BUZ73A

## ELECTRICAL CHARACTERISTICS At Case Temperature ( $T_c$ ) = 25° C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$ $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	200	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	$I_{DSS}$ $T_J = 25\text{ °C}$ $T_J = 125\text{ °C}$ $V_{DS} = 200\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 3.5\text{ A}$	—	0.5	0.6	$\Omega$
Forward Transconductance	$g_{fs}$ $V_{DS} = 25\text{ V}$ $I_D = 3.5\text{ A}$	2.2	3.5	—	S
Input Capacitance	$C_{iss}$ $V_{GS} = 0\text{ V}$	—	450	600	pF
Output Capacitance	$C_{oss}$ $V_{DS} = 25\text{ V}$	—	100	160	
Reverse Transfer Capacitance	$C_{rss}$ $f = 1\text{ MHz}$	—	50	80	
Turn-On Time $t_{on}$ ( $t_{on} = t_{d(on)} + t_r$ )	$t_{d(on)}$ $t_r$ $V_{CC} = 30\text{ V}$ $I_D = 2.8\text{ A}$	— —	15 40	20 60	ns
Turn-Off Time $t_{off}$ ( $t_{off} = t_{d(off)} + t_r$ )	$t_{d(off)}$ $t_r$ $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	— —	70 40	90 55	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	$\leq 3.1$			$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	$\leq 75$			

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	$I_{DR}$ $T_c = 25\text{ °C}$	—	—	5.8	A
Pulsed Reverse Drain Current	$I_{DRM}$	—	—	23	
Diode Forward Voltage	$V_{SD}$ $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_J = 25\text{ °C}$	—	1.4	1.7	V
Reverse Recovery Time	$t_{rr}$ $T_J = 25\text{ °C}, I_F = I_{DR}$	—	200	—	ns
Reverse Recovered Charge	$Q_{RR}$ $di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	0.6	—	$\mu\text{C}$




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features


- 3A, 400V
- $r_{DS(on)} = 1.8\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The BUZ76 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ76 is supplied in the JEDEC TO-220AB plastic package.

### Package

 TO-220AB  
TOP VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	BUZ76	UNITS
Drain-Source Voltage .....	400	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	400	V
Continuous Drain Current $T_C = +35^\circ\text{C}$ .....	3	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$ .....	12	A
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$ .....	40	W
Operating and Storage Junction Temperature Range .....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040 .....	E	
IEC Climatic Category - DIN IEC 68-1 .....	55/150/56	

# Specifications BUZ76

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_c$ ) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$ $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	400	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	$I_{DSS}$ $T_J = 25^\circ\text{ C}$ $T_J = 125^\circ\text{ C}$ $V_{DS} = 400\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 1.5\text{ A}$	—	1.65	1.8	$\Omega$
Forward Transconductance	$g_{fs}$ $V_{DS} = 25\text{ V}$ $I_D = 3\text{ A}$	2.1	2.5	—	S
Input Capacitance	$C_{iss}$ $V_{GS} = 0\text{ V}$	—	300	500	pF
Output Capacitance	$C_{oss}$ $V_{DS} = 25\text{ V}$	—	50	80	
Reverse Transfer Capacitance	$C_{rss}$ $f = 1\text{ MHz}$	—	35	60	
Turn-On Time $t_{on}$ ( $t_{on} = t_{d(on)} + t_r$ )	$t_{d(on)}$ $t_r$ $V_{CC} = 30\text{ V}$ $I_D = 2.5\text{ A}$	— —	15 40	20 60	ns
Turn-Off Time $t_{off}$ ( $t_{off} = t_{d(off)} + t_r$ )	$t_{d(off)}$ $t_r$ $V_{GS} = 10\text{ V}$ $R_{GS} = 50\ \Omega$	— —	50 30	65 40	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	$\leq 3.1$			$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	$\leq 75$			

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	$I_{DR}$ $T_c = 25^\circ\text{ C}$	—	—	3	A
Pulsed Reverse Drain Current	$I_{DRM}$	—	—	12	
Diode Forward Voltage	$V_{SD}$ $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_J = 25^\circ\text{ C}$	—	1.1	1.4	V
Reverse Recovery Time	$t_{rr}$ $T_J = 25^\circ\text{ C}, I_F = I_{DR}$	—	300	—	ns
Reverse Recovered Charge	$Q_{RR}$ $di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	2.5	—	$\mu\text{C}$




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.



## N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features


- 2.6A, 400V
- $r_{DS(on)} = 2.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The BUZ76A is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ76A is supplied in the JEDEC TO-220AB plastic package.

### Package

 TO-220AB  
TOP VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	BUZ76A	UNITS
Drain-Source Voltage .....	400	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	400	V
Continuous Drain Current $T_C = +30^\circ\text{C}$ .....	2.6	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$ .....	10	A
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$ .....	40	W
Operating and Storage Junction Temperature Range .....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040 .....	E	
IEC Climatic Category - DIN IEC 68-1 .....	55/150/56	

# Specifications BUZ76A

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_c$ ) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$ $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	400	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$ $T_J = 25\text{ °C}$ $T_J = 125\text{ °C}$ $V_{DS} = 400\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 1.5\text{ A}$	—	2.2	2.5	$\Omega$
Forward Transconductance	$g_{fs}$ $V_{DS} = 25\text{ V}$ $I_D = 1.5\text{ A}$	2.1	2.5	—	S
Input Capacitance	$C_{iss}$ $V_{GS} = 0\text{ V}$	—	300	500	pF
Output Capacitance	$C_{oss}$ $V_{DS} = 25\text{ V}$ $f = 1\text{ MHz}$	—	50	80	
Reverse Transfer Capacitance	$C_{rss}$	—	35	60	
Turn-On Time $t_{on}$ ( $t_{on} = t_{d(on)} + t_r$ )	$t_{d(on)}$ $t_r$ $V_{CC} = 30\text{ V}$ $I_D = 2.4\text{ A}$	— —	15 40	20 60	ns
Turn-Off Time $t_{off}$ ( $t_{off} = t_{d(off)} + t_r$ )	$t_{d(off)}$ $t_r$ $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	— —	50 30	65 40	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	$\leq 3.1$			
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	$\leq 75$			

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	$T_c = 25\text{ °C}$	—	—	2.6	A
Pulsed Reverse Drain Current		—	—	10	
Diode Forward Voltage	$V_{SD}$ $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_J = 25\text{ °C}$	—	1.1	1.4	V
Reverse Recovery Time	$t_{rr}$ $T_J = 25\text{ °C}, I_F = I_{DR}$	—	300	—	ns
Reverse Recovered Charge	$Q_{RR}$ $di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	2.5	—	$\mu\text{C}$




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

August 1991

### Features


- 8.0A and 9.2A, 80V - 100V
- $r_{DS(on)} = 0.27\Omega$  and  $0.36\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The IRF120, IRF121, IRF122, and IRF123 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRF120	IRF121	IRF122	IRF123	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 100	80	100	80	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 100	80	100	80	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 9.2	9.2	8.0	8.0	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 6.5	6.5	5.6	5.6	A
Pulsed Drain Current (3) .....	$I_{DM}$ 37	37	32	32	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 60	60	60	60	W
Linear Derating Factor .....	0.4	0.4	0.4	0.4	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 32	32	28	28	A
(See Figures 14 and 15, $L = 100\mu\text{H}$ )					
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +175	-55 to +175	-55 to +175	-55 to +175	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).

# Specifications IRF120, IRF121, IRF122, IRF123

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF120, IRF122 IRF121, IRF123	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = -250μA	100	-	-	V	
			80	-	-	V	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250μA	2.0	-	4.0	V	
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA	
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	μA	
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = +150°C	-	-	1000	μA	
On-State Drain Current (Note 2) IRF120, IRF121 IRF122, IRF123	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	9.2	-	-	A	
			8.0	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF120, IRF121 IRF122, IRF123	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 5.6A	-	0.25	0.27	Ω	
			-	0.27	0.36	Ω	
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, I <sub>D</sub> = 5.6A	2.9	4.0	-	S(?)	
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz See Figure 10	-	350	-	pF	
Output Capacitance	C <sub>OSS</sub>		-	130	-	pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	36	-	pF	
Turn-On Delay Time	t <sub>d(ON)</sub>		V <sub>DD</sub> = 50V, I <sub>D</sub> = 9.2A, r <sub>d</sub> = 5.1Ω, R <sub>G</sub> = 18Ω	-	8.8	13	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	30	45	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	19	29	ns	
Fall Time	t <sub>f</sub>		-	20	30	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 5.6A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	9.7	15	nC	
Gate-Source Charge	Q <sub>gs</sub>		-	2.2	-	nC	
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	2.3	-	nC	
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of die.	Modified MOSFET symbol showing the internal device inductances. 	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	12.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	2.5	°C/W	
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	°C/W	
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	°C/W	

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier. 	-	-	8.0	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	32	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>C</sub> = +25°C, I <sub>S</sub> = 9.2A, V <sub>GS</sub> = 0V	-	-	2.5	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 9.2A, dI <sub>F</sub> /dt = 100A/μs	55	110	240	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 9.2A, dI <sub>F</sub> /dt = 100A/μs	0.25	0.53	1.10	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

**NOTES:**

- T<sub>J</sub> = +25°C to +150°C
- Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%.

- Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5)

# IRF120, IRF121, IRF122, IRF123




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION TO CASE vs PULSE DURATION

IRF120, IRF121, IRF122, IRF123




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE






FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE




**IRF120, IRF121, IRF122, IRF123**




**FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT**




**FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE**




**FIGURE 14. CLAMPED INDUCTIVE TEST CIRCUIT**



**FIGURE 15. CLAMPED INDUCTIVE WAVEFORMS**



**FIGURE 16. SWITCHING TIME TEST CIRCUIT**



**FIGURE 17. GATE CHARGE TEST CIRCUIT**

May 1992

### Features


- 12A and 14A, 80V - 100V
- $r_{DS(on)} = 0.16\Omega$  and  $0.23\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF130, IRF131, IRF132, and IRF133 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF130R, IRF131R, IRF132R, and IRF133R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRF130 IRF130R	IRF131 IRF131R	IRF132 IRF132R	IRF133 IRF133R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 100	80	100	80	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 100	80	10	80	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 14	14	12	12	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 9.9	9.9	8.3	8.3	A
Pulsed Drain Current (3) .....	$I_{DM}$ 56	56	48	48	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$ 79	79	79	79	W
Linear Derating Factor .....	0.53	0.53	0.53	0.53	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 56	56	48	48	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}^*$ 50	50	50	50	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +175	-55 to +175	-55 to +175	-55 to +175	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- Repetitive Rating: Pulse width limited by max junction temp. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 380\mu\text{H}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 14\text{A}$ . See Figure 15.


\* R Suffix Types Only

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF130/132, IRF130R/132R IRF131/133, IRF131R/133R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	100	-	-	V	
			80	-	-	V	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2.0	-	4.0	V	
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA	
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	μA	
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = +125°C	-	-	1000	μA	
On-State Drain Current (Note 2) IRF130/131, IRF130R/131R IRF132/133, IRF132R/133R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> × r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	14	-	-	A	
			12	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF130/131, IRF130R/131R IRF132/133, IRF132R/133R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 8.3A	-	0.12	0.16	Ω	
			-	0.16	0.23	Ω	
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> ≥ 50V, I <sub>D</sub> = 8.3A	4.6	6.9	-	S(Ω)	
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz See Figure 10	-	600	-	pF	
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	300	-	pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	100	-	pF	
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 50V, I <sub>D</sub> = 14A, R <sub>G</sub> = 12Ω See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	-	30	ns	
Rise Time	t <sub>r</sub>		-	-	75	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	-	40	ns	
Fall Time	t <sub>f</sub>		-	-	45	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>		V <sub>GS</sub> = 10V, I <sub>D</sub> = 14A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	18	26	nC
Gate-Source Charge	Q <sub>gs</sub>		-	5.5	-	nC	
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	11	-	nC	
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	Modified MOSFET symbol showing the internal device inductances.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	12.5	-	nH
Junction-to-Case	R <sub>θJC</sub>			-	-	1.9	°C/W
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased		-	0.1	-	°C/W
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation		-	-	30	°C/W

4  
N-CHANNEL  
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	14	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>			-	-	56	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25°C, I <sub>S</sub> = 14A, V <sub>GS</sub> = 0V		-	-	2.5	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 14A, di <sub>F</sub> /dt = 100A/μs		55	120	250	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 5.5A, di <sub>F</sub> /dt = 100A/μs		0.26	0.58	1.3	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .		-	-	-	-

NOTES: 1. T<sub>J</sub> = +25°C to +150°C  
 2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%  
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)  
 4. V<sub>DD</sub> = 50V, Start T<sub>J</sub> = +25°C, L = 380μH, R<sub>GS</sub> = 25Ω, I<sub>PEAK</sub> = 145A (See Figure 15)




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

4  
N-CHANNEL  
POWER MOSFETS




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

### Features


- 28A and 25A, 80V - 100V
- $r_{DS(on)} = 0.077\Omega$  and  $0.10\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF140, IRF141, IRF142, and IRF143 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF140R, IRF141R, IRF142R, and IRF143R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AE steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF140 IRF140R	IRF141 IRF141R	IRF142 IRF142R	IRF143 IRF143R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 100	80	100	80	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 100	80	100	80	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 28	28	25	25	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 20	20	17	17	A
Pulsed Drain Current (3) .....	$I_{DM}$ 110	110	100	100	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	PD 150	150	150	150	W
Linear Derating Factor .....	1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 108	108	96	96	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$ 100	100	100	100	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +175	-55 to +175	-55 to +175	-55 to +175	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:

 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .

 2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .


3. Repetitive Rating: Pulse width limited by max junction temp. See Transient Thermal Impedance Curve (Figure 5).

 4.  $V_{DD} = 25\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 190\mu\text{H}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 28\text{A}$ . See Figure 15.

\* R Suffix Types Only

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF140/142, IRF140R/142R IRF141/143, IRF141R/143R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	100	-	-	V
			80	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	100	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$
On-State Drain Current (Note 2) IRF140/141, IRF140R/141R IRF142/143, IRF142R/143R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	28	-	-	A
			25	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF140/141, IRF140R/141R IRF142/143, IRF142R/143R	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 17A$	-	0.07	0.077	$\Omega$
			-	0.09	0.100	$\Omega$
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} \geq 50V, I_D = 17A$	8.7	13	-	S(V)
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 10	-	1275	-	pF
Output Capacitance	C <sub>OSS</sub>		-	550	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	160	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 50V, I_D = 28A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	16	23	ns
Rise Time	t <sub>r</sub>		-	27	110	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	38	60	ns
Fall Time	t <sub>f</sub>		-	14	75	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = 10V, I_D = 28A, V_{DS} = 0.8 \text{ Max}$ Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	38	59	nC
Gate-Source Charge	Q <sub>gs</sub>		-	9	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	21	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	1.0	$^\circ\text{C/W}$
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	$^\circ\text{C/W}$



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	28	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	110	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 28A, V_{GS} = 0V$	-	-	2.5	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +25^\circ\text{C}, I_F = 28A, dI_F/dt = 100A/\mu s$	70	150	300	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +25^\circ\text{C}, I_F = 5.5A, dI_F/dt = 100A/\mu s$	0.44	0.9	1.9	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

- NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
 2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$   
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)  
 4.  $V_{DD} = 25V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 190\mu H$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 28A$  (See Figure 15)






FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features


- 33A and 40A, 60V - 100V
- $r_{DS(on)} = 0.055\Omega$  and  $0.08\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF150, IRF151, IRF152, and IRF153 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF150R, IRF151R, IRF152R, and IRF153R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AE steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF150 IRF150R	IRF151 IRF151R	IRF152 IRF152R	IRF153 IRF153R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	100	60	100	60	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	100	60	10	60	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	40	40	33	33	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	25	25	20	20	A
Pulsed Drain Current (3) .....	$I_{DM}$	160	160	132	132	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation (See Fig. 14) .....	$P_D$	150	150	150	150	W
Linear Derating Factor .....		1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	160	160	132	132	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}^*$	150	150	150	150	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- Repetitive Rating: Pulse width limited by max junction temp. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 10\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 170\mu\text{H}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 40\text{A}$ . See Figure 15.

\* R Suffix Types Only

# IRF150, IRF151, IRF152, IRF153 IRF150R, IRF151R, IRF152R, IRF153R

## Electrical Characteristics $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF150/152, IRF150R/152R IRF151/153, IRF151R/153R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	100	-	-	V
			60	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	μA
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRF150/151, IRF150R/151R IRF152/153, IRF152R/153R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> × r <sub>DS(ON)</sub> Max. V <sub>GS</sub> = 10V	40	-	-	A
			33	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF150/151, IRF150R/151R IRF152/153, IRF152R/153R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 20A	-	0.045	0.055	Ω
			-	0.06	0.08	Ω
			-	-	-	-
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> × r <sub>DS(ON)</sub> Max. I <sub>D</sub> = 20A	9.0	11	-	S(Ω)
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	2000	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	1000	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	350	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> ≈ 24V, I <sub>D</sub> = 20A, Z <sub>0</sub> = 4.7Ω	-	-	35	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	-	100	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	-	125	ns
Fall Time	t <sub>f</sub>		-	-	100	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 50A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	63	120	nC
Gate-Source Charge	Q <sub>gs</sub>		-	27	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	36	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
						
Junction-to-Case	R <sub>θJC</sub>		-	-	0.8	°C/W
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	°C/W
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	°C/W

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	40	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	160	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25°C, I <sub>S</sub> = 40A, V <sub>GS</sub> = 0V	-	-	2.5	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = 40A, di <sub>F</sub> /dt = 100A/μs	-	600	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 5.5A, di <sub>F</sub> /dt = 100A/μs	-	3.3	-	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V<sub>DD</sub> = 10V, Start T<sub>J</sub> = +25°C, L = 170μH, R<sub>GS</sub> = 50Ω, I<sub>PEAK</sub> = 40A (See Figure 15)

4  
N-CHANNEL  
POWER MOSFETS




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

4  
N-CHANNEL  
POWER MOSFETS




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT



## N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

### Features


- 4.0A and 5.0A, 150V - 200V
- $r_{DS(on)} = 0.8\Omega$  and  $1.2\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The IRF220, IRF221, IRF222, and IRF223 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

### Package

 TO-204AA  
BOTTOM VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified


	IRF220	IRF221	IRF222	IRF223	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	200	150	200	150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	200	150	200	150	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	5.0	5.0	4.0	4.0	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	3.0	3.0	2.5	2.5	A
Pulsed Drain Current (3) .....	$I_{DM}$	20	20	16	16	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ (See Figure 14) .....	$P_D$	40	40	40	40	W
Linear Derating Factor (See Figure 14) .....		0.32	0.32	0.32	0.32	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	20	20	16	16	A
(See Figures 14 and 15, $L = 100\mu\text{H}$ )						
Operating and Storage Junction .....	$T_J, T_{STG}$	-50 to +150	-50 to +150	-50 to +150	-50 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).

# Specifications IRF220, IRF221, IRF222, IRF223


## Electrical Characteristics @ T<sub>C</sub> = 25°C (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions	
BV <sub>DSS</sub> Drain - Source Breakdown Voltage	IRF220 IRF222	200	—	—	V	V <sub>GS</sub> = 0V	
	IRF221 IRF223	150	—	—	V	I <sub>D</sub> = 250μA	
V <sub>GS(th)</sub> Gate Threshold Voltage	ALL	2.0	—	4.0	V	V <sub>DS</sub> = V <sub>GS</sub> ; I <sub>D</sub> = 250μA	
I <sub>GSS</sub> Gate-Source Leakage Forward	ALL	—	—	100	nA	V <sub>GS</sub> = 20V	
I <sub>GSS</sub> Gate-Source Leakage Reverse	ALL	—	—	-100	nA	V <sub>GS</sub> = -20V	
I <sub>DSS</sub> Zero Gate Voltage Drain Current	ALL	—	—	250	μA	V <sub>DS</sub> = Max. Rating, V <sub>GS</sub> = 0V	
		—	—	1000	μA	V <sub>DS</sub> = Max. Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = 125°C	
I <sub>D(on)</sub> On-State Drain Current ②	IRF220 IRF221	5.0	—	—	A	V <sub>DS</sub> = I <sub>D(on)</sub> × R <sub>DS(on)</sub> max.; V <sub>GS</sub> = 10V	
	IRF222 IRF223	4.0	—	—	A		
R <sub>DS(on)</sub> Static Drain-Source-On-State Resistance ②	IRF220 IRF221	—	0.5	0.8	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 2.5A	
	IRF222 IRF223	—	0.8	1.2	Ω		
g <sub>fs</sub> Forward Transconductance ②	ALL	1.3	2.5	—	S (Ω)	V <sub>DS</sub> = I <sub>D(on)</sub> × R <sub>DS(on)</sub> max.; I <sub>D</sub> = 2.5A	
C <sub>iss</sub> Input Capacitance	ALL	—	450	—	pF	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0 MHz	
C <sub>oss</sub> Output Capacitance	ALL	—	150	—	pF	See Fig. 10	
C <sub>rss</sub> Reverse Transfer Capacitance	ALL	—	40	—	pF		
t <sub>d(on)</sub> Turn-On Delay Time	ALL	—	20	40	ns	V <sub>DD</sub> = 0.5 BV <sub>DSS</sub> ; I <sub>D</sub> = 2.5A, Z <sub>o</sub> = 50Ω	
t <sub>r</sub> Rise Time	ALL	—	30	60	ns	See Fig. 17	
t <sub>d(off)</sub> Turn-Off Delay Time	ALL	—	50	100	ns	(MOSFET switching times are essentially independent of operating temperature.)	
t <sub>f</sub> Fall Time	ALL	—	30	60	ns		
Q <sub>g</sub> Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	11	15	nC	V <sub>GS</sub> = 10V, I <sub>D</sub> = 6.0A, V <sub>DS</sub> = 0.8 Max. Rating. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Q <sub>gs</sub> Gate-Source Charge	ALL	—	5.0	—	nC		
Q <sub>gd</sub> Gate-Drain ("Miller") Charge	ALL	—	6.0	—	nC		
L <sub>D</sub> Internal Drain Inductance	ALL	—	5.0	—	nH	Measured between the contact screw on header that is closer to source and gate pins and center of die.	Modified MOSFET symbol showing the internal device inductances. 
L <sub>S</sub> Internal Source Inductance	ALL	—	12.5	—	nH	Measured from the source pin, 6 mm (0.25 in.) from header and source bonding pad.	

## Thermal Resistance

R <sub>thJC</sub> Junction-to-Case	ALL	—	—	3.12	°C/W	
R <sub>thCS</sub> Case-to-Sink	ALL	—	0.1	—	°C/W	Mounting surface flat, smooth, and greased.
R <sub>thJA</sub> Junction-to-Ambient	ALL	—	—	30	°C/W	Free Air Operation

## Source-Drain Diode Ratings and Characteristics

I <sub>S</sub> Continuous Source Current (Body Diode)	IRF220 IRF221	—	—	5.0	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
	IRF222 IRF223	—	—	4.0	A	
I <sub>SM</sub> Pulse Source Current (Body Diode) ③	IRF220 IRF221	—	—	20	A	
	IRF222 IRF223	—	—	16	A	
V <sub>SD</sub> Diode Forward Voltage ②	IRF220 IRF221	—	—	2.0	V	T <sub>C</sub> = 25°C, I <sub>S</sub> = 5.0A, V <sub>GS</sub> = 0V
	IRF222 IRF223	—	—	1.8	V	T <sub>C</sub> = 25°C, I <sub>S</sub> = 4.0A, V <sub>GS</sub> = 0V
t <sub>rr</sub> Reverse Recovery Time	ALL	—	350	—	ns	T <sub>J</sub> = 150°C, I <sub>F</sub> = 5.0A, dI <sub>F</sub> /dt = 100A/μs
Q <sub>RR</sub> Reverse Recovered Charge	ALL	—	2.3	—	μC	T <sub>J</sub> = 150°C, I <sub>F</sub> = 5.0A, dI <sub>F</sub> /dt = 100A/μs
t <sub>on</sub> Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .				

① T<sub>J</sub> = 25°C to 150°C.

② Pulse Test: Pulse width < 300μs, Duty Cycle < 2%.

③ Repetitive Rating: Pulse width limited

by max. junction temperature.

See Transient Thermal Impedance Curve (Fig. 5).

# IRF220, IRF221, IRF222, IRF223




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

# IRF220, IRF221, IRF222, IRF223




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage

# IRF220, IRF221, IRF222, IRF223




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14 - Power Vs. Temperature Derating Curve




Fig. 15 - Clamped Inductive Test Circuit




Fig. 16 - Clamped Inductive Waveforms




Fig. 17 - Switching Time Test Circuit




Fig. 18 - Gate Charge Test Circuit

4  
N-CHANNEL  
POWER MOSFETS



## IRF230/231/232/233 IRF230R/231R/232R/233R

### N-Channel Power MOSFETs Avalanche Energy Rated\*

August 1991

#### Features


- 8.0A and 9.0A, 150V - 200V
- $r_{DS(on)} = 0.4\Omega$  and  $0.6\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

#### Description

The IRF230, IRF231, IRF232, and IRF233 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF230R, IRF231R, IRF232R and IRF233R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

#### Package



#### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



#### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified


	IRF230 IRF230R	IRF231 IRF231R	IRF232 IRF232R	IRF233 IRF233R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 200	150	200	150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 9.0	9.0	8.0	8.0	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 6.0	6.0	5.0	5.0	A
Pulsed Drain Current (3) .....	$I_{DM}$ 36	36	32	32	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 75	75	75	75	W
Linear Derating Factor .....	0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 36	36	32	32	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$ 150	150	150	150	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
  - Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
  - Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
  - $V_{DD} = 20\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 3.37\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 9\text{A}$ . See Figure 15.
- \*R Suffix Types Only

# IRF230, IRF231, IRF232, IRF233 IRF230R, IRF231R, IRF232R, IRF233R

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRF230/232, IRF230R/232R IRF231/233, IRF231R/233R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = -250\mu A$	200	-	-	V		
			150	-	-	V		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V		
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	100	nA		
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-100	nA		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$		
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$		
On-State Drain Current (Note 2) IRF230/231, IRF230R/231R IRF232/233, IRF232R/233R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	9.0	-	-	A		
			8.0	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRF230/231, IRF230R/231R IRF232/233, IRF232R/233R	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 5.0A$	-	0.25	0.4	$\Omega$		
			-	0.4	0.6	$\Omega$		
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} > 50V, I_D = 5.0A$	3.0	4.8	-	S( $\ddot{J}$ )		
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	600	-	pF		
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	250	-	pF		
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	80	-	pF		
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} \approx 90V, I_D = 5.0A, Z_o = 15\Omega$ See Figure 17. (MOSFET switching times are essentially independent of operating temperature)	-	-	30	ns		
Rise Time	t <sub>r</sub>		-	-	50	ns		
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	-	50	ns		
Fall Time	t <sub>f</sub>		-	-	40	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>		$V_{GS} = 10V, I_D = 12A, V_{DS} = 0.8V \text{ Max Rating}$ . See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	19	30	nC	
Gate-Source Charge	Q <sub>gs</sub>		-	10	-	nC		
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	9.0	-	nC		
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of die.			-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.			-	12.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	1.6	$^\circ\text{C/W}$		
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$		
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	$^\circ\text{C/W}$		

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	9.0	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	36	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 9A, V_{GS} = 0V$	-	-	2.0	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +150^\circ\text{C}, I_F = 9.0A, dI_F/dt = 100A/\mu s$	-	450	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +150^\circ\text{C}, I_F = 9.0A, dI_F/dt = 100A/\mu s$	-	3.0	-	$\mu C$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 20V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 3.37\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 9A$  (See Figure 15)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration






Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

May 1992

### Features


- 8.1A and 6.5A, 275V - 250V
- $r_{DS(on)} = 0.45\Omega$  and  $0.68\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 275V, 250V Rating - 120V AC Line System Operation

### Description

The IRF234, IRF235, IRF236, and IRF237 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power.


The IRF-types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified


	IRF234	IRF235	IRF236	IRF237	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	250	250	275	275	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	250	250	275	275	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	8.1	6.5	8.1	6.5	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	5.1	4.1	5.1	4.1	A
Pulsed Drain Current (3) .....	$I_{DM}$	32	26	32	26	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	75	75	75	75	W
Linear Derating Factor .....		0.6	0.6	0.6	0.6	$W/^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}$	180	180	180	180	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	$-55$ to $+150$	$-55$ to $+150$	$-55$ to $+150$	$-55$ to $+150$	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 4.5\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 8.1\text{A}$ . See Figures 14 & 15.

# Specifications IRF234, IRF235, IRF236, IRF237

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF236, IRF237 IRF234, IRF235	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = -250\mu A$	275	-	-	V
			250	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = 20V$	-	-	100	nA
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = 20V$	-	-	-100	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$
On-State Drain Current (Note 2) IRF234, IRF236 IRF235, IRF237	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	8.1	-	-	A
			6.5	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF234, IRF236 IRF235, IRF237	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 4.1A$	-	0.32	0.45	$\Omega$
			-	0.48	0.68	$\Omega$
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} = 2 \times V_{GS}, I_D = 4.1A$	2.9	4.3	-	S(V)
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	600	-	pF
Output Capacitance	$C_{OSS}$	See Figure 10	-	180	-	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	52	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 125V, I_D = 8.1A, R_G = 12\Omega$	-	9.1	14	ns
Rise Time	$t_r$	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	23	35	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	31	47	ns
Fall Time	$t_f$		-	19	29	ns
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$	$V_{GS} = 10V, I_D = 8.1A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit.	-	24	35	nC
Gate-Source Charge	$Q_{gs}$	(Gate charge is essentially independent of operating temperature.)	-	5.1	-	nC
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	12	-	nC
Internal Drain Inductance	$L_D$	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	-	5.0	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
						
Junction-to-Case	$R_{\theta JC}$		-	-	1.67	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	30	$^\circ\text{C/W}$

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	8.1	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	32	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_J = +25^\circ\text{C}, I_S = 8.1A, V_{GS} = 0V$	-	-	2.0	V
Reverse Recovery Time	$t_{rr}$	$T_J = +25^\circ\text{C}, I_F = 8.1A, dI_F/dt = 100A/\mu s$	92	180	390	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +25^\circ\text{C}, I_F = 8.1A, dI_F/dt = 100A/\mu s$	0.63	1.3	2.7	$\mu\text{C}$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 4.5\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 8.1A$  (See Figures 14 & 15)

# IRF234, IRF235, IRF236, IRF237




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

# IRF234, IRF235, IRF236, IRF237




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

# IRF234, IRF235, IRF236, IRF237




Figure 12. Typical On Resistance vs Drain Current




Figure 13. Maximum Drain Current vs Case Temperature




Figure 14. Unclamped Energy Test Circuit




Figure 15. Unclamped Energy Waveforms




Figure 16. Switching Time Test Circuit




Figure 17. Gate Charge Test Circuit

August 1991

### Features


- 16A and 18A, 200V, 150V
- $r_{DS(on)} = 0.18\Omega$  and  $0.22\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF240, IRF241, IRF242, and IRF243 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF240R, IRF241R, IRF242R and IRF243R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-204AE steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	IRF240 IRF240R	IRF241 IRF241R	IRF242 IRF242R	IRF243 IRF243R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 200	150	200	150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 18	18	16	16	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 11	11	10	10	A
Pulsed Drain Current (3) .....	$I_{DM}$ 72	72	64	64	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 125	125	125	125	W
Linear Derating Factor .....	1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 72	72	64	64	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$ 580	580	580	580	mj
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 2.7\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 9\text{A}$ . See Figure 15.

\*R Suffix Types Only



# IRF240, IRF241, IRF242, IRF243 IRF240R, IRF241R, IRF242R, IRF243R

Electrical Characteristics  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRF240/242, IRF240R/242R IRF241/243, IRF241R/243R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	200	-	-	V		
			150	-	-	V		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2.0	-	4.0	V		
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA		
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-100	nA		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	μA		
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = +125°C	-	-	1000	μA		
On-State Drain Current (Note 2) IRF240/241, IRF240R/241R IRF242/243, IRF242R/243R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	18	-	-	A		
			16	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRF240/241, IRF240R/241R IRF242/243, IRF242R/243R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 10A	-	0.14	0.18	Ω		
			-	0.20	0.22	Ω		
			-	-	-	-		
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, I <sub>D</sub> = 10A	6.7	9.0	-	S(Ω)		
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	1275	-	pF		
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	500	-	pF		
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	160	-	pF		
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 100V, I <sub>D</sub> = 18A, R <sub>G</sub> = 9.1Ω	-	16	30	ns		
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	27	60	ns		
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	40	80	ns		
Fall Time	t <sub>f</sub>		-	31	60	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 18A, V <sub>DS</sub> = 0.8V Max Rating. See Figure 17 for test circuit.	-	43	60	nC		
Gate-Source Charge	Q <sub>gs</sub>	(Gate charge is essentially independent of operating temperature.)	-	8	-	nC		
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	27	-	nC		
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.			-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.			-	12.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	1.0	°C/W		
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	°C/W		
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	°C/W		

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	18	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	72	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25°C, I <sub>S</sub> = 18A, V <sub>GS</sub> = 0V	-	-	2.0	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = 18A, dI <sub>F</sub> /dt = 100A/μs	-	650	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = 18A, dI <sub>F</sub> /dt = 100A/μs	-	4.1	-	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25°C to +150°C  
2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V<sub>DD</sub> = 50V, Start T<sub>J</sub> = +25°C, L = 2.7mH, R<sub>GS</sub> = 25Ω, I<sub>PEAK</sub> = 18A (See Figure 15)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

### Features


- 14A and 13A, 275V - 250V
- $r_{DS(on)} = 0.28\Omega$  and  $0.34\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 275, 250V DC Rated - 120V AC Line System Operation

### Description

The IRF244, IRF245, IRF246, and IRF247 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF244	IRF245	IRF246	IRF247	UNITS	
Drain-Source Voltage (1) . . . . .	$V_{DS}$	250	250	275	275	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) . . . . .	$V_{DGR}$	250	250	275	275	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ . . . . .	$I_D$	14	13	14	13	A
$T_C = +100^\circ\text{C}$ . . . . .	$I_D$	8.8	8.0	8.8	8.0	A
Pulsed Drain Current (3) . . . . .	$I_{DM}$	56	52	56	52	A
Gate-Source Voltage . . . . .	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ . . . . .	$P_D$	125	125	125	125	W
Linear Derating Factor . . . . .		1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4) . . . . .	$E_{AS}$	550	550	550	550	mJ
Operating and Storage Junction . . . . .	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering . . . . .	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 50\text{V}$ , Starting  $T_J = +25^\circ\text{C}$ ,  $L = 4.5\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 14\text{A}$  (See Figures 14 & 15).

# Specifications IRF244, IRF245, 1RF246, IRF247

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF244, 1RF245 IRF246, IRF247	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	250	-	-	V
			275	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	-100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	μA
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRF244, IRF246 1RF245, IRF247	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> × r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	14	-	-	A
			13	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF244, IRF246 1RF245, IRF247	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 8A	-	0.20	0.28	Ω
			-	0.24	0.34	Ω
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> ≥ 50V, I <sub>D</sub> = 8A	6.7	10	-	S(Ω)
Input Capacitance	C <sub>iSS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz See Figure 10	-	1300	-	pF
Output Capacitance	C <sub>oss</sub>		-	320	-	pF
Reverse Transfer Capacitance	C <sub>rSS</sub>		-	69	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 125V, I <sub>D</sub> = 14A, R <sub>G</sub> = 9.1Ω	-	16	24	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	67	100	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	53	80	ns
Fall Time	t <sub>f</sub>		-	49	74	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 14A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit.	-	39	59	nC
Gate-Source Charge	Q <sub>gs</sub>	(Gate charge is essentially independent of operating temperature.)	-	6.6	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	20	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the source lead, 6mm (0.25 in.) from package to center of die.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	1.0	°C/W
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.5	-	°C/W
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	°C/W



## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	14	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	56	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25°C, I <sub>S</sub> = 14A, V <sub>GS</sub> = 0V	-	-	1.8	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 14A, dI <sub>F</sub> /dt = 100A/μs	150	300	640	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 14A, dI <sub>F</sub> /dt = 100A/μs	1.6	3.4	7.2	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%.

3. Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4. V<sub>DD</sub> = 50V, Starting T<sub>J</sub> = +25°C, L = 4.5mH, R<sub>G</sub> = 25Ω, Peak I<sub>L</sub> = 14A (See Figures 14 & 15).

# IRF244, IRF245, IRF246, IRF247




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

# IRF244, IRF245, IRF246, IRF247




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.



# IRF244, IRF245, IRF246, IRF247




Figure 12. Typical On Resistance vs Drain Current




Figure 13. Maximum Drain Current vs Case Temperature




Figure 14. Unclamped Energy Test Circuit




Figure 15. Unclamped Energy Waveforms




Figure 16. Switching Time Test Circuit




Figure 17. Gate Charge Test Circuit

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features


- 25A and 30A, 150V - 200V
- $r_{DS(on)} = 0.085\Omega$  and  $0.120\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF250, IRF251, IRF252, and IRF253 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF250R, IRF251R, IRF252R, and IRF253R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AE steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF250 IRF250R	IRF251 IRF251R	IRF252 IRF252R	IRF253 IRF253R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 200	150	200	150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 30	30	25	25	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 19	19	16	16	A
Pulsed Drain Current (3) .....	$I_{DM}$ 120	120	100	100	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$ 150	150	150	150	W
Linear Derating Factor .....	1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 120	120	100	100	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}^*$ 910	910	910	910	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- Repetitive Rating: Pulse width limited by max junction temp. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 1.5\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 30\text{A}$ . See Figure 15.

\* R Suffix Types Only


**IRF250, IRF251, IRF252, IRF253 IRF250R, IRF251R, IRF252R, IRF253R**

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF250/252, IRF250R/252R IRF251/253, IRF251R/253R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	200	-	-	V	
			150	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = 20V$	-	-	100	nA	
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = -20V$	-	-	-100	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$	
On-State Drain Current (Note 2) IRF250/251, IRF250R/251R IRF252/253, IRF252R/253R	$I_D(ON)$	$V_{DS} > I_D(ON) \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	30	-	-	A	
			25	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF250/251, IRF250R/251R IRF252/253, IRF252R/253R	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 16A$	-	0.07	0.085	$\Omega$	
			-	0.09	0.120	$\Omega$	
			-	-	-	-	
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} \geq 50V, I_D = 16A$	13	19	-	S( $\Omega$ )	
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 10	-	2000	-	pF	
Output Capacitance	$C_{OSS}$		-	800	-	pF	
Reverse Transfer Capacitance	$C_{RSS}$		-	300	-	pF	
Turn-On Delay Time	$t_{d(ON)}$		$V_{DD} = 100V, I_D \approx 30A, R_G = 6.2\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	20	30	ns
Rise Time	$t_r$		-	120	180	ns	
Turn-Off Delay Time	$t_{d(OFF)}$		-	70	100	ns	
Fall Time	$t_f$		-	80	120	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$	$V_{GS} = 10V, I_D = 30A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	79	120	nC	
Gate-Source Charge	$Q_{gs}$		-	13	-	nC	
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	42	-	nC	
Internal Drain Inductance	$L_D$	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.		-	5.0	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	12.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	0.83	$^\circ\text{C/W}$	
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$	
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	30	$^\circ\text{C/W}$	

**4**  
**N-CHANNEL**  
**POWER MOSFETS**

**Source Drain Diode Ratings and Characteristics**

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	30	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$			-	-	120	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_J = +25^\circ\text{C}, I_S = 30A, V_{GS} = 0V$	-	-	2.0	V	
Reverse Recovery Time	$t_{rr}$	$T_J = +25^\circ\text{C}, I_F = 30A, dI_F/dt = 100A/\mu s$	140	350	630	ns	
Reverse Recovered Charge	$Q_{RR}$	$T_J = +25^\circ\text{C}, I_F = 30A, dI_F/dt = 100A/\mu s$	1.8	4.7	8.1	$\mu\text{C}$	
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-	

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
 2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$   
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)  
 4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 1.5\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 30A$  (See Figure 15)




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

### Features


- 22A and 20A, 275V - 250V
- $r_{DS(on)} = 0.14\Omega$  and  $0.17\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 275, 250V DC Rated - 120V AC Line System Operation

### Description

The IRF254, IRF255, IRF256, and IRF257 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AE steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRF254	IRF255	IRF256	IRF257	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 250	250	275	275	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 250	250	275	275	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 22	20	22	20	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 14	12	14	12	A
Pulsed Drain Current (3) .....	$I_{DM}$ 88	80	88	80	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 150	150	150	150	W
Linear Derating Factor .....	1.2	1.2	1.2	1.2	W/°C
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}$ 1000	1000	1000	1000	mJ
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	°C
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	°C
(0.063" (1.6mm) from case for 10s)					

#### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 50\text{V}$ , Starting  $T_J = +25^\circ\text{C}$ ,  $L = 3.3\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 22\text{A}$  (See Figures 14 & 15).

# Specifications IRF254, IRF255, 1RF256, IRF257

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF254, 1RF255 IRF256, IRF257	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250 $\mu$ A	250	-	-	V
			275	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 $\mu$ A	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	-100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	$\mu$ A
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = +125 $^\circ$ C	-	-	1000	$\mu$ A
On-State Drain Current (Note 2) IRF254, IRF256 1RF255, IRF257	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	22	-	-	A
			20	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF254, IRF256 1RF255, IRF257	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 12A	-	0.11	0.14	$\Omega$
			-	0.14	0.17	$\Omega$
			-	-	-	-
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> $\geq$ 50V, I <sub>D</sub> = 12A	11	17	-	S(J)
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	2700	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	580	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	130	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 125V, I <sub>D</sub> = 22A, R <sub>G</sub> = 6.2 $\Omega$	-	19	29	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	84	130	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	75	110	ns
Fall Time	t <sub>f</sub>		-	65	98	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 22A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	87	130	nC
Gate-Source Charge	Q <sub>gs</sub>		-	14	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	73	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the source lead, 6mm (0.25 in.) from package to center of die.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	13	-	nH
		Modified MOSFET symbol showing the internal device inductances.				
Junction-to-Case	R <sub>θJC</sub>		-	-	0.83	$^\circ\text{C/W}$
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.10	-	$^\circ\text{C/W}$
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	$^\circ\text{C/W}$

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	22	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	88	A
						
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>S</sub> = 22A, V <sub>GS</sub> = 0V	-	-	1.8	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>F</sub> = 22A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	150	310	650	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>F</sub> = 22A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	1.9	4	8.4	$\mu$ C
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25 $^\circ$ C to +150 $^\circ$ C

2. Pulse Test: Pulse width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2%.

3. Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4. V<sub>DD</sub> = 50V, Starting T<sub>J</sub> = +25 $^\circ$ C, L = 3.3mH, R<sub>G</sub> = 25 $\Omega$ , Peak I<sub>L</sub> = 22A (See Figures 14 & 15).



# IRF254, IRF255, IRF256, IRF257




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

**4**

**N-CHANNEL  
POWER MOSFETS**

# IRF254, IRF255, IRF256, IRF257




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

# IRF254, IRF255, IRF256, IRF257




Figure 12. Typical On Resistance vs Drain Current




Figure 13. Maximum Drain Current vs Case Temperature




Figure 14. Unclamped Energy Test Circuit




Figure 15. Unclamped Energy Waveforms




Figure 16. Switching Time Test Circuit




Figure 17. Gate Charge Test Circuit

4  
N-CHANNEL  
POWER MOSFETS

## N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

### Features


- 2.8A and 3.3A, 350V - 400V
- $r_{DS(on)} = 1.8\Omega$  and  $2.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The IRF320, IRF321, IRF322, and IRF323 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRF320	IRF321	IRF322	IRF323	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 400	350	400	350	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 400	350	400	350	V
Continuous Drain Current					A
$T_C = +25^\circ\text{C}$ .....	$I_D$ 3.3	3.3	2.8	2.8	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 2.1	2.1	1.8	1.8	A
Pulsed Drain Current (3) .....	$I_{DM}$ 13	13	11	11	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					W
$T_C = +25^\circ\text{C}$ .....	$P_D$ 50	50	50	50	W
Linear Derating Factor .....	0.4	0.4	0.4	0.4	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 12	12	10	10	A
(See Figures 14 and 15, $L = 100\mu\text{H}$ )					
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).

# Specifications IRF320, IRF321, IRF322, IRF323

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF320, IRF322 IRF321, IRF323	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	400 350	- -	- -	V V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = 20V$	-	-	100	nA
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = -20V$	-	-	-100	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$
On-State Drain Current (Note 2) IRF320, IRF321 IRF322, IRF323	$I_D(ON)$	$V_{DS} > I_D(ON) \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	3.3 2.8	- -	- -	A A
Static Drain-Source On-State Resistance (Note 2) IRF320, IRF321 IRF322, IRF323	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 1.8A$	- -	1.5 1.8	1.8 2.5	$\Omega$ $\Omega$
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} \geq 50V, I_D = 1.8A$	1.8	2.7	-	S( $\Omega$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	450	-	pF
Output Capacitance	$C_{OSS}$	See Figure 10	-	100	-	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	20	-	pF
Turn-On Delay Time	$t_d(ON)$	$V_{DD} = 200V, I_D = 3.3A, R_G = 18\Omega$	-	10	15	ns
Rise Time	$t_r$	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	14	20	ns
Turn-Off Delay Time	$t_d(OFF)$		-	30	45	ns
Fall Time	$t_f$		-	13	20	ns
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$	$V_{GS} = 10V, I_D = 3.3A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	12	20	nC
Gate-Source Charge	$Q_{gs}$		-	3.3	-	nC
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	11	-	nC
Internal Drain Inductance	$L_D$	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	5.0	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
		Modified MOSFET symbol showing the internal device inductances. 				
Junction-to-Case	$R_{\theta JC}$		-	-	2.5	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	30	$^\circ\text{C/W}$

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 	-	-	3.3	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	13	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_C = +25^\circ\text{C}, I_S = 3.3A, V_{GS} = 0V$	-	-	1.8	V
Reverse Recovery Time	$t_{rr}$	$T_J = +25^\circ\text{C}, I_F = 3.3A, dI_F/dt = 100A/\mu s$	120	270	600	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +25^\circ\text{C}, I_F = 3.3A, dI_F/dt = 100A/\mu s$	0.64	1.4	3.0	$\mu C$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

**NOTES:**

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
- Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .

- Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5)

# IRF320, IRF321, IRF322, IRF323




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

4  
N-CHANNEL  
POWER MOSFETS




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT



August 1991

### Features


- 4.5A and 5.5A, 350V - 400V
- $r_{DS(on)} = 1.0\Omega$  and  $1.5\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF330, IRF331, IRF332, and IRF333 are n-channel enhancement mode silicon gate power field effect transistors. IRF330R, IRF331R, IRF332R, and IRF333R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of the power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	IRF330 IRF330R	IRF331 IRF331R	IRF332 IRF332R	IRF333 IRF333R	UNITS
Drain-Source Voltage (1) .....	400	350	400	350	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	400	350	400	350	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	5.5	5.5	4.5	4.5	A
$T_C = +100^\circ\text{C}$ .....	3.5	3.5	3.0	3.0	A
Pulsed Drain Current (3) .....	22	22	18	18	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	75	75	75	75	W
Linear Derating Factor .....	0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	22	22	18	18	A
(See Figure 14, L 100 $\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	300	300	300	300	mJ
Operating and Storage Junction .....	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by max junction temp. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 17\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 5.5\text{A}$ . See Figure 15.

\* R Suffix Types Only

**IRF330, IRF331, IRF332, IRF333 IRF330R, IRF331R, IRF332R, IRF333R**

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF330/332, IRF330R/332R IRF331/333, IRF331R/333R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = -250μA	400	-	-	V
			350	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	μA
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRF330/331, IRF330R/331R IRF332/333, IRF332R/333R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x I <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	5.5	-	-	A
			4.5	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF330/331, IRF330R/331R IRF332/333, IRF332R/333R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 3.0A	-	0.8	1.0	Ω
			-	1.0	1.5	Ω
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> ≥ 50V, I <sub>D</sub> = 3.0A	2.9	4.0	-	S(Ω)
Input Capacitance	C <sub>iSS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = -25V, f = 1.0MHz	-	700	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	150	-	pF
Reverse Transfer Capacitance	C <sub>rSS</sub>		-	40	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 200V, I <sub>D</sub> ≈ 5.5A, R <sub>G</sub> = 12Ω	-	11	17	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	20	29	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	35	56	ns
Fall Time	t <sub>f</sub>		-	15	24	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 5.5A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit.	-	21	35	nC
Gate-Source Charge	Q <sub>gs</sub>	(Gate charge is essentially independent of operating temperature.)	-	4	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	17	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
		Modified MOSFET symbol showing the internal device inductances.				
Junction-to-Case	R <sub>θJC</sub>		-	-	1.67	°C/W
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	°C/W
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	°C/W

**Source Drain Diode Ratings and Characteristics**

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	5.5	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	22	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25°C, I <sub>S</sub> = 5.5A, V <sub>GS</sub> = 0V	-	-	1.6	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 5.5A, dI <sub>F</sub> /dt = 100A/μs	140	400	660	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 5.5A, dI <sub>F</sub> /dt = 100A/μs	0.93	2.4	4.3	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25°C to +150°C  
2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V<sub>DD</sub> = 50V, Start T<sub>J</sub> = +25°C, L = 17mH, R<sub>GS</sub> = 25Ω, I<sub>PEAK</sub> = 5.5A (See Figure 15)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 - Typical On Resistance vs Drain Current




Fig. 13 - Maximum Drain Current vs Case Temperature




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

### Features


- 10A and 8.3A, 400V - 350V
- $r_{DS(on)} = 0.55\Omega$  and  $0.80\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF340, IRF341, IRF342, and IRF343 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF340R, IRF341R, IRF342R, and IRF343R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF340 IRF340R	IRF341 IRF341R	IRF342 IRF342R	IRF343 IRF343R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	400	350	400	350	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	400	350	400	350	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	10	10	8.3	8.3	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	6.3	6.3	5.2	5.2	A
Pulsed Drain Current (3) .....	$I_{DM}$	40	40	33	33	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$	125	125	125	125	W
Linear Derating Factor .....		1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	40	40	32	32	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}^*$	520	520	520	520	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

#### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by max junction temp. See Transient Thermal Impedance Curve (Figure 5).

4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 9.2\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 10\text{A}$ . See Figure 15.

\* R Suffix Types Only

# IRF340, IRF341, IRF342, IRF343 IRF340R, IRF341R, IRF342R, IRF343R

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF340/342, IRF340R/342R IRF341/343, IRF341R/343R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	400	-	-	V	
			350	-	-	V	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2.0	-	4.0	V	
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA	
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	μA	
		V <sub>DS</sub> = Max Rating × 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = +125°C	-	-	1000	μA	
On-State Drain Current (Note 2) IRF340/341, IRF340R/341R IRF342/343, IRF342R/343R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> × r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	10	-	-	A	
			8.3	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF340/341, IRF340R/341R IRF342/343, IRF342R/343R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 5.2A	-	0.4	0.55	Ω	
			-	0.5	0.80	Ω	
			-	-	-	-	
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> ≥ 50V, I <sub>D</sub> = 5.2A	5.8	8	-	S(Ω)	
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	1250	-	pF	
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	300	-	pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	80	-	pF	
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 200V, I <sub>D</sub> ≈ 10A, R <sub>G</sub> = 9.1Ω	-	17	21	ns	
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	27	41	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	45	75	ns	
Fall Time	t <sub>f</sub>		-	20	36	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 10A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	41	63	nC	
Gate-Source Charge	Q <sub>gs</sub>		-	7	-	nC	
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	23	-	nC	
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	Modified MOSFET symbol showing the internal device inductances.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	12.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	1.0	°C/W	
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	°C/W	
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	°C/W	

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	10	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	40	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25°C, I <sub>S</sub> = 10A, V <sub>GS</sub> = 0V	-	-	2.0	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 10A, dI <sub>F</sub> /dt = 100A/μs	170	350	790	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 10A, dI <sub>F</sub> /dt = 100A/μs	1.6	4.0	8.2	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V<sub>DD</sub> = 50V, Start T<sub>J</sub> = +25°C, L = 9.2mH, R<sub>GS</sub> = 25Ω, I<sub>PEAK</sub> = 10A (See Figure 15)




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION






FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

4  
N-CHANNEL  
POWER MOSFETS




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

### Features


- 13A and 15.0A, 350V - 400V
- $r_{DS(on)} = 0.3\Omega$  and  $0.4\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF350, IRF351, IRF352, and IRF353 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF350R, IRF351R, IRF352R and IRF353R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF350 IRF350R	IRF351 IRF351R	IRF352 IRF352R	IRF353 IRF353R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	400	350	400	350	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	400	350	400	350	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	15	15	13	13	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	9.0	9.0	8.0	8.0	A
Pulsed Drain Current (3) .....	$I_{DM}$	60	60	52	52	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	150	150	150	150	W
Linear Derating Factor .....		1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	60	60	52	52	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$	700	700	700	700	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
  - Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
  - Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
  - $V_{DD} = 40\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 5.66\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 15\text{A}$ . See Figure 15.
- \*R Suffix Types Only

**IRF350, IRF351, IRF352, IRF353 IRF350R, IRF351R, IRF352R, IRF353R**

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF350/352, IRF350R/352R IRF351/353, IRF351R/353R	$BV_{DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	400 350	- -	- -	V V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = 20V$	-	-	100	nA
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = -20V$	-	-	-100	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$
On-State Drain Current (Note 2) IRF350/351, IRF350R/351R IRF352/353, IRF352R/353R	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	15	-	-	A
			13	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF350/351, IRF350R/351R IRF352/353, IRF352R/353R	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 8.0A$	-	0.25	0.3	$\Omega$
			-	0.3	0.4	$\Omega$
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 8.0A$	8.0	10	-	S( $\Omega$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	2000	-	pF
Output Capacitance	$C_{OSS}$	See Figure 10	-	400	-	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	100	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} \approx 180V, I_D = 8.0A, Z_o = 4.7\Omega$	-	-	35	ns
Rise Time	$t_r$	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	-	65	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	-	150	ns
Fall Time	$t_f$		-	-	75	ns
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$	$V_{GS} = 10V, I_D = 18A, V_{DS} = 0.8V \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	79	120	nC
Gate-Source Charge	$Q_{gs}$		-	38	-	nC
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	41	-	nC
Internal Drain Inductance	$L_D$	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	-	5.0	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH



**Source Drain Diode Ratings and Characteristics**

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	15	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	60	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_J = +25^\circ\text{C}, I_S = 15A, V_{GS} = 0V$	-	-	1.6	V
Reverse Recovery Time	$t_{rr}$	$T_J = +150^\circ\text{C}, I_F = 15A, dI_F/dt = 100A/\mu s$	-	1000	-	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +150^\circ\text{C}, I_F = 15A, dI_F/dt = 100A/\mu s$	-	6.6	-	$\mu C$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 40V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 5.66\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 15A$  (See Figure 15)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage






Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage


**IRF350, IRF351, IRF352, IRF353 IRF350R, IRF351R, IRF352R, IRF353R**




**FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT**




**FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE**




**FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT**




**FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT**




**FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS**



**FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS**



**FIGURE 16. SWITCHING TIME TEST CIRCUIT**



**FIGURE 17. GATE CHARGE TEST CIRCUIT**

**4**  
**N-CHANNEL**  
**POWER MOSFETS**

August 1991

### Features


- 25A and 22A, 400V
- $r_{DS(on)} = 0.20\Omega$  and  $0.25\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF360 and IRF362 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-204AE metal package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF360	IRF362	UNITS
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ ..... $I_D$	25	22	A
$T_C = +100^\circ\text{C}$ ..... $I_D$	16	14	A
Pulsed Drain Current (1) ..... $I_{DM}$	100	88	A
Gate-Source Voltage ..... $V_{GS}$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ ..... $P_D$	300	300	W
Linear Derating Factor.....	2.4	2.4	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (2)..... $E_{AS}$	980	980	mj
See Figure 14			
Avalanche Current, Repetitive or Non-repetitive (1)..... $I_{AR}$	25	25	A
Operating and Storage Junction ..... $T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range			
Maximum Lead Temperature for Soldering ..... $T_L$	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

#### NOTES:


1. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
2.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 2.8\text{mH}$ ,  $R_{GS} = 25\Omega$ , Peak  $I_L = 25\text{A}$ .
3. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .



# Specifications IRF360, IRF362

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	400	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = 20V$	-	-	100	nA
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = -20V$	-	-	-100	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$
On-State Drain Current (Note 3) IRF360 IRF362	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	25	-	-	A
			22	-	-	A
Static Drain-Source On-State Resistance (Note 3) IRF360 IRF362	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 14A$	-	0.18	0.20	$\Omega$
			-	0.20	0.25	$\Omega$
Forward Transconductance (Note 3)	$g_{fs}$	$I_{DS} = 14A, V_{DS} \geq 50V$	14	21	-	S( $\Omega$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	4000	-	pF
Output Capacitance	$C_{OSS}$	See Figure 10	-	550	-	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	97	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 200V, I_D = 25A, R_G = 4.3\Omega$ $R_D = 7.5\Omega$ . (MOSFET switching times are essentially independent of operating temperature)	-	22	33	ns
Rise Time	$t_r$		-	94	140	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	80	120	ns
Fall Time	$t_f$		-	66	99	ns
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$		$V_{GS} = 10V, I_D = 25A, V_{DS} = 0.8V \times \text{Max Rating}$ . See Figure 16 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	120	170
Gate-Source Charge	$Q_{gs}$		-	19	-	nC
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	60	-	nC
Internal Drain Inductance	$L_D$	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	5.0	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	13	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	0.42	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.10	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	30	$^\circ\text{C/W}$



4  
N-CHANNEL  
POWER MOSFETS

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	25	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	100	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_J = +25^\circ\text{C}, I_S = 25A, V_{GS} = 0V$	-	-	1.8	V
Reverse Recovery Time	$t_{rr}$	$T_J = +25^\circ\text{C}, I_F = 25A, dI_F/dt = 100A/\mu s$	200	460	1000	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +25^\circ\text{C}, I_F = 25A, dI_F/dt = 100A/\mu s$	3.1	7.1	16	$\mu\text{C}$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

**NOTES:**

1. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
2.  $V_{DD} = 50V$ , Starting  $T_J = +25^\circ\text{C}$ ,  $L = 2.8\text{mH}$ ,  $I_L = 25A$
3. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

# IRF360, IRF362




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.





Fig. 4 - Maximum safe operating area.



# IRF360, IRF362




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

4  
N-CHANNEL  
POWER MOSFETS

# IRF360, IRF362




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14a - Unclamped inductive test circuit.




Fig. 14b - Unclamped inductive waveforms.




Fig. 15a - Switching time test circuit.




Fig. 15b - Switching time waveforms.




Fig. 16a - Basic gate charge waveform.




Fig. 16b - Gate charge test circuit.

## N-Channel Enhancement Mode Power Field-Effect Transistors

August 1991

### Features


- 2.2A and 2.5A, 450V - 500V
- $r_{DS(on)} = 3.0\Omega$  and  $4.0\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The IRF420, IRF421, IRF422, and IRF423 are n-channel enhancement mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF420	IRF421	IRF422	IRF423	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	500	450	500	450	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	500	450	500	450	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	2.5	2.5	2.2	2.2	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	1.6	1.6	1.4	1.4	A
Pulsed Drain Current (3) .....	$I_{DM}$	10	10	8.0	8.0	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	50	50	50	50	W
Linear Derating Factor .....		0.4	0.4	0.4	0.4	W/ $^\circ\text{C}$
Inductive Current, Clamped .....		10	10	8.0	8.0	A
(See Figures 14 & 15, $L = 100\mu\text{H}$ )						
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .


3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).

## Specifications IRF420, IRF421, IRF422, IRF423

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF420, IRF422 IRF421, IRF423	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250 $\mu$ A	500	-	-	V	
			450	-	-	V	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 $\mu$ A	2.0	-	4.0	V	
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA	
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	$\mu$ A	
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = +125 $^\circ$ C	-	-	1000	$\mu$ A	
On-State Drain Current (Note 2) IRF420, IRF241 IRF242, IRF243	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	2.5	-	-	A	
			2.2	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF420, IRF241 IRF242, IRF243	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.4A	-	2.5	3.0	$\Omega$	
			-	3.0	4.0	$\Omega$	
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> $\geq$ 50V, I <sub>D</sub> = 1.4A	1.5	2.3	-	S(V)	
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz See Figure 10	-	300	-	pF	
Output Capacitance	C <sub>OSS</sub>		-	75	-	pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	20	-	pF	
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 250V, I <sub>D</sub> = 2.5A, R <sub>G</sub> = 18 $\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	10	15	ns	
Rise Time	t <sub>r</sub>		-	12	18	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	28	42	ns	
Fall Time	t <sub>f</sub>		-	12	18	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 2.5A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	11	19	nC	
Gate-Source Charge	Q <sub>gs</sub>		-	5.0	-	nC	
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	6.0	-	nC	
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of die.	Modified MOSFET symbol showing the internal device inductances. 	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	12.5	-	nH
Junction-to-Case	R <sub><math>\theta</math>JC</sub>		-	-	2.5	$^\circ\text{C/W}$	
Case-to-Sink	R <sub><math>\theta</math>CS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$	
Junction-to-Ambient	R <sub><math>\theta</math>JA</sub>	Free air operation	-	-	30	$^\circ\text{C/W}$	

### Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier. 	-	-	2.5	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	10	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>S</sub> = 2.5A, V <sub>GS</sub> = 0V	-	-	1.4	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>F</sub> = 2.5A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	130	270	540	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>F</sub> = 2.5A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	0.57	1.2	2.3	$\mu$ C
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25 $^\circ$ C to +150 $^\circ$ C

2. Pulse Test: Pulse width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

# IRF420, IRF421, IRF422, IRF423

## Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE



Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

### Features


- 4.0A and 4.5A, 450V - 500V
- $r_{DS(on)} = 1.5\Omega$  and  $2.0\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF430, IRF431, IRF432, and IRF433 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF430R, IRF431R, IRF432R and IRF433R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF430 IRF430R	IRF431 IRF431R	IRF432 IRF432R	IRF433 IRF433R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	500	450	500	450	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	500	450	500	450	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	4.5	4.5	4.0	4.0	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	3.0	3.0	2.5	2.5	A
Pulsed Drain Current (3) .....	$I_{DM}$	18	18	16	16	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	75	75	75	75	W
Linear Derating Factor .....		0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	18	18	16	16	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$	300	300	300	300	mj
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .

2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).

\*R Suffix Types Only


4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 25\text{mH}$ ,  $R_{GS} = 20\Omega$ ,  $I_{PEAK} = 4.5\text{A}$ . See Figure 15.

# IRF430, IRF431, IRF432, IRF433 IRF430R, IRF431R, IRF432R, IRF433R

Electrical Characteristics  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF430/432, IRF430R/432R IRF431/433, IRF431R/433R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	500	-	-	V
			450	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	100	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$
On-State Drain Current (Note 2) IRF430/431, IRF430R/431R IRF432/433, IRF432R/433R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	4.5	-	-	A
			4.0	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF430/431, IRF430R/431R IRF432/433, IRF432R/433R	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 2.5A$	-	1.3	1.5	$\Omega$
			-	1.5	2.0	$\Omega$
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} \geq 50V, I_D = 2.5A$	2.7	3.2	-	S( $\Omega$ )
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	600	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	100	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	30	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 250V, I_D = 4.5A, R_G = 12\Omega$	-	11	17	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	15	23	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	35	53	ns
Fall Time	t <sub>f</sub>		-	15	23	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = 10V, I_D = 6.0A, V_{DS} = 0.8V \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	22	32	nC
Gate-Source Charge	Q <sub>gs</sub>		-	3.5	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	11	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	0.83	$^\circ\text{C/W}$
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	$^\circ\text{C/W}$

4  
N-CHANNEL  
POWER MOSFETS



## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	4.5	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	18	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 4.5A, V_{GS} = 0V$	-	-	1.4	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +25^\circ\text{C}, I_F = 4.5A, dI_F/dt = 100A/\mu s$	180	370	760	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +25^\circ\text{C}, I_F = 4.5A, dI_F/dt = 100A/\mu s$	0.96	2	4.3	$\mu C$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 25\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 4.5A$  (See Figure 15)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

### Features


- 7A and 8A, 450V - 500V
- $r_{DS(on)} = 0.85\Omega$  and  $1.1\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF440, IRF441, IRF442, and IRF443 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF440R, IRF441R, IRF442R and IRF443R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE




### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF440 IRF440R	IRF441 IRF441R	IRF442 IRF442R	IRF443 IRF443R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	500	450	500	450	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	500	450	500	450	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	8.0	8.0	7.0	7.0	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	5.0	5.0	4.4	4.4	A
Pulsed Drain Current (3) .....	$I_{DM}$	32	32	28	28	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	125	125	125	125	W
Linear Derating Factor .....		1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	32	32	28	28	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$	510	510	510	510	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
  2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
  3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
  4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 14\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 8\text{A}$ . See Figure 15.
- \*R Suffix Types Only

Electrical Characteristics  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF440/442, IRF440R/442R IRF441/443, IRF441R/443R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250 $\mu$ A	500	-	-	V
			450	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 $\mu$ A	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	$\mu$ A
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = +125 $^\circ$ C	-	-	1000	$\mu$ A
On-State Drain Current (Note 2) IRF440/441, IRF440R/441R IRF442/443, IRF442R/443R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max; V <sub>GS</sub> = 10V	8.0	-	-	A
			7.0	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF440/441, IRF440R/441R IRF442/443, IRF442R/443R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 4.4A	-	0.70	0.85	$\Omega$
			-	0.85	1.1	$\Omega$
Forward Transconductance (Note 2)	g <sub>ts</sub>	V <sub>DS</sub> $\geq$ 50V, I <sub>D</sub> = 4.4A	4.9	7.5	-	S( $\bar{I}$ )
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	1225	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	200	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	85	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 250V, I <sub>D</sub> $\approx$ 8A, R <sub>G</sub> = 9.1 $\Omega$	-	15	21	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	22	35	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	49	74	ns
Fall Time	t <sub>f</sub>		-	20	30	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 8A, V <sub>DS</sub> = 0.8V Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	42	63	nC
Gate-Source Charge	Q <sub>gs</sub>		-	9	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	22	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
						
Junction-to-Case	R <sub>θJC</sub>		-	-	1.0	$^\circ\text{C}/\text{W}$
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C}/\text{W}$
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	$^\circ\text{C}/\text{W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	8.0	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	32	A
						
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>S</sub> = 8.0A, V <sub>GS</sub> = 0V	-	-	2.0	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>F</sub> = 8.0A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	210	460	970	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>F</sub> = 8.0A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	2	4	8.9	$\mu$ C
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25 $^\circ$ C to +150 $^\circ$ C

2. Pulse Test: Pulse width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V<sub>DD</sub> = 50V, Start T<sub>J</sub> = +25 $^\circ$ C, L = 14mH, R<sub>GS</sub> = 25 $\Omega$ , I<sub>PEAK</sub> = 8A (See Figure 15)



Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA






FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION


**Performance Curves (Continued)**




**FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT**




**FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE**




**FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE**



**FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE**



**FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE**



**FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE**

Performance Curves (Continued)




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features

- 11A and 13A, 450V - 500V
- $r_{DS(on)} = 0.4\Omega$  and  $0.5\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


### Description

The IRF450, IRF451, IRF452, and IRF453 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF450R, IRF451R, IRF452R and IRF453R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRF types are supplied in the JEDEC TO-204AA steel package.


### Package

TO-204AA



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRF450 IRF450R	IRF451 IRF451R	IRF452 IRF452R	IRF453 IRF453R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	500	450	500	450	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	500	450	500	450	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	13	13	11	11	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	8.1	8.1	7.2	7.2	A
Pulsed Drain Current (3) .....	$I_{DM}$	52	52	44	44	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	125	125	125	125	W
Linear Derating Factor .....		1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	52	52	48	48	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$	860	860	860	860	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
  - Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
  - Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
  - $V_{DD} = 25\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 9.2\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 13\text{A}$ . See Figure 15.
- \*R Suffix Types Only

# IRF450, IRF451, IRF452, IRF453 IRF450R, IRF451R, IRF452R, IRF453R

## Electrical Characteristics $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF450/452, IRF450R/452R IRF451/453, IRF451R/453R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	500	-	-	V	
			450	-	-	V	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	100	nA	
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$ $V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V,$ $T_J = +125^\circ\text{C}$	-	-	250	$\mu A$	
			-	-	1000	$\mu A$	
On-State Drain Current (Note 2) IRF450/451, IRF450R/451R IRF452/453, IRF452R/453R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max. } V_{GS} = 10V$	13	-	-	A	
			11	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF450/451, IRF450R/451R IRF452/453, IRF452R/453R	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 7.2A$	-	0.3	0.4	$\Omega$	
			-	0.4	0.5	$\Omega$	
Forward Transconductance (Note 2)	g <sub>ts</sub>	$V_{DS} \geq 50V, I_D = 7.2A$	6.0	11	-	S( $\bar{U}$ )	
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 10	-	1800	-	pF	
Output Capacitance	C <sub>OSS</sub>		-	400	-	pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	100	-	pF	
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 250V, I_D \approx 13A, R_G = 6.2\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	20	27	ns	
Rise Time	t <sub>r</sub>		-	40	66	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	72	100	ns	
Fall Time	t <sub>f</sub>		-	35	60	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = 10V, I_D = 13A, V_{DS} = 0.8V \text{ Max}$ Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	85	130	nC	
Gate-Source Charge	Q <sub>gs</sub>		-	12	-	nC	
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	42	-	nC	
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	Modified MOSFET symbol showing the internal device inductances.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	12.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	0.83	$^\circ\text{C/W}$	
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$	
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	$^\circ\text{C/W}$	

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	13	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	52	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 13A, V_{GS} = 0V$	-	-	1.4	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +25^\circ\text{C}, I_F = 13A, dI_F/dt = 100A/\mu s$	280	600	1200	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +25^\circ\text{C}, I_F = 13A, dI_F/dt = 100A/\mu s$	3.2	7.5	14	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ ,  
Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 25V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 9.2\text{mH}$ ,  
 $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 13A$  (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

4  
N-CHANNEL  
POWER MOSFETS

Performance Curves (Continued)




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT



August 1991

### Features


- 21A and 19A, 500V
- $r_{DS(on)} = 0.27\Omega$  and  $0.35\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF460 and IRF462 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-204AE metal package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRF460	IRF462	UNITS
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ .....	$I_D$ 21	19	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 14	12	A
Pulsed Drain Current (1) .....	$I_{DM}$ 84	78	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	$P_D$ 300	300	W
Linear Derating Factor .....	2.4	2.4	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (2) .....	$E_{AS}^*$ 1200	1200	mj
See Figure 14			
Avalanche Current, Repetitive or Non-repetitive (1) .....	$I_{AR}$ 21	21	A
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range			
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

#### NOTES:

1. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
2.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 4.9\text{mH}$ ,  $R_{GS} = 25\Omega$ , Peak  $I_L = 21\text{A}$ .
3. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

# IRF460, IRF462

## ELECTRICAL CHARACTERISTICS At Case Temperature ( $T_J$ ) = 25°C Unless Otherwise Specified


Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions	
<b>B<sub>V</sub>D<sub>SS</sub></b> Drain-to-Source Breakdown Voltage	ALL	500	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250 μA	
<b>R<sub>D</sub>(on)</b> Static Drain-to-Source On-State Resistance ③	IRF460	—	0.24	0.27	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 12A	
	IRF462	—	0.27	0.35			
<b>I<sub>D</sub>(on)</b> On-State Drain Current ③	IRF460	21	—	—	A	V <sub>D</sub> > I <sub>D</sub> (on) × R <sub>D</sub> (on) Max. V <sub>GS</sub> = 10V	
	IRF462	19	—	—			
<b>V<sub>GS</sub>(th)</b> Gate Threshold Voltage	ALL	2.0	—	4.0	V	V <sub>D</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	
<b>g<sub>fs</sub></b> Forward Transconductance ③	ALL	13	20	—	S (Ω)	V <sub>D</sub> ≥ 50V, I <sub>D</sub> = 12A	
<b>I<sub>D</sub>SS</b> Zero Gate Voltage Drain Current	ALL	—	—	250	μA	V <sub>D</sub> = Max. Rating, V <sub>GS</sub> = 0V	
		—	—	1000		V <sub>D</sub> = 0.8 × Max. Rating V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C	
<b>I<sub>GSS</sub></b> Gate-to-Source Leakage Forward	ALL	—	—	100	nA	V <sub>GS</sub> = 20V	
<b>I<sub>GSS</sub></b> Gate-to-Source Leakage Reverse	ALL	—	—	-100	nA	V <sub>GS</sub> = -20V	
<b>Q<sub>g</sub></b> Total Gate Charge	ALL	—	120	190	nC	V <sub>GS</sub> = 10V, I <sub>D</sub> = 21A	
<b>Q<sub>gs</sub></b> Gate-to-Source Charge	ALL	—	18	—	nC	V <sub>D</sub> = 0.8 × Max. Rating See Fig. 16	
<b>Q<sub>gd</sub></b> Gate-to-Drain ("Miller") Charge	ALL	—	62	—	nC	(Independent of operating temperature)	
<b>t<sub>d</sub>(on)</b> Turn-On Delay Time	ALL	—	23	35	ns	V <sub>DD</sub> = 250V, I <sub>D</sub> ≈ 21A, R <sub>G</sub> = 4.3Ω	
<b>t<sub>r</sub></b> Rise Time	ALL	—	81	120	ns	R <sub>D</sub> = 12Ω	
<b>t<sub>d</sub>(off)</b> Turn-Off Delay Time	ALL	—	85	130	ns	See Fig. 15	
<b>t<sub>f</sub></b> Fall Time	ALL	—	65	98	ns	(Independent of operating temperature)	
<b>L<sub>D</sub></b> Internal Drain Inductance	ALL	—	5.0	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.	Modified MOSFET symbol showing the internal inductances. 
<b>L<sub>S</sub></b> Internal Source Inductance	ALL	—	13	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.	
<b>C<sub>iss</sub></b> Input Capacitance	ALL	—	4100	—	pF	V <sub>GS</sub> = 0V, V <sub>D</sub> = 25V	
<b>C<sub>oss</sub></b> Output Capacitance	ALL	—	480	—	pF	f = 1.0 MHz	
<b>C<sub>rss</sub></b> Reverse Transfer Capacitance	ALL	—	84	—	pF	See Fig. 10	
<b>R<sub>th</sub>JC</b> Junction-to-Case	ALL	—	—	0.42	°C/W		
<b>R<sub>th</sub>JS</b> Case-to-Sink	ALL	—	0.10	—	°C/W	Mounting surface flat, smooth, and greased	
<b>R<sub>th</sub>JA</b> Junction-to-Ambient	ALL	—	—	30	°C/W	Typical socket mount	

① Repetitive Rating; Pulse width limited by maximum junction temperature (see figure 5) Refer to current HEXFET reliability report

③ Pulse width ≤ 300 μs; Duty Cycle ≤ 2%

② @ V<sub>DD</sub> = 50V, Starting T<sub>J</sub> = 25°C,  
L = 4.9 μH, R<sub>G</sub> = 25Ω,  
Peak I<sub>L</sub> = 21A.

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions		
<b>I<sub>S</sub></b> Continuous Source Current (Body Diode)	ALL	—	—	21	A	Modified MOSFET symbol showing the integral Reverse p-n junction rectifier. 		
<b>I<sub>SM</sub></b> Pulsed Source Current (Body Diode) ①	ALL	—	—	84	A			
<b>V<sub>SD</sub></b> Diode Forward Voltage ③	ALL	—	—	1.8	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 21A, V <sub>GS</sub> = 0V		
<b>t<sub>rr</sub></b> Reverse Recovery Time	ALL	280	580	1200	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 21A, di/dt = 100 A/μs		
<b>Q<sub>RR</sub></b> Reverse Recovery Charge	ALL	3.8	8.1	18	μC			
<b>t<sub>on</sub></b> Forward Turn-On Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .						

# IRF460, IRF462




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

# IRF460, IRF462




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

# IRF460, IRF462




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14a - Unclamped inductive test circuit.




Fig. 14b - Unclamped inductive waveforms.




Fig. 15a - Switching time test circuit.




Fig. 15b - Switching time waveforms.




Fig. 16a - Basic gate charge waveform.




Fig. 16b - Gate charge test circuit.

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features


- 4.9A and 5.6A, 80V - 100V
- $r_{DS(on)} = 0.54\Omega$  and  $0.74\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF510, IRF511, IRF512, and IRF513 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF510R, IRF511R, IRF512R and IRF513R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF510 IRF510R	IRF511 IRF511R	IRF512 IRF512R	IRF513 IRF513R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 100	80	100	80	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 100	80	100	80	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 5.6	5.6	4.9	4.9	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 4	4	3.4	3.4	A
Pulsed Drain Current (3) .....	$I_{DM}$ 20	20	18	18	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 43	43	43	43	W
Linear Derating Factor .....	0.29	0.29	0.29	0.29	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 16	16	14	14	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$ 19	19	19	19	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +175	-55 to +175	-55 to +175	-55 to +175	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .

2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).


\*R Suffix Types Only

4.  $V_{DD} = 25\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 910\mu\text{H}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 5.6\text{A}$ . See Figure 15.

**IRF510, IRF511, IRF512, IRF513 IRF510R, IRF511R, IRF512R, IRF513R**

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF510/512, IRF510R/512R IRF511/513, IRF511R/513R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	100	-	-	V
			80	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +150^\circ\text{C}$	-	-	1000	$\mu A$
On-State Drain Current (Note 2) IRF510/511, IRF510R/511R IRF512/513, IRF512R/513R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	5.6	-	-	A
			4.9	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF510/511, IRF510R/511R IRF512/513, IRF512R/513R	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 3.4A$	-	0.4	0.54	$\Omega$
			-	0.5	0.74	$\Omega$
			-	-	-	-
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} \geq 50V, I_D = 3.4A$	1.3	2.0	-	S( $\bar{U}$ )
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	135	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	80	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	20	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 50V, I_D \approx 5.6A, R_G = 24\Omega$	-	8	11	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	25	36	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	15	21	ns
Fall Time	t <sub>f</sub>		-	12	21	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = 10V, I_D = 5.6A, V_{DS} = 0.8V$ Max Rating. See Figure 17 for test circuit.	-	5.0	7.7	nC
			-	2.0	-	nC
Gate-Source Charge	Q <sub>gs</sub>	(Gate charge is essentially independent of operating temperature.)	-	3.0	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	-	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	3.5	$^\circ\text{C/W}$
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	80	$^\circ\text{C/W}$



**Source Drain Diode Ratings and Characteristics**

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	5.6	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	20	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 5.6A, V_{GS} = 0V$	-	-	2.5	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +25^\circ\text{C}, I_F = 5.6A, dI_F/dt = 100A/\mu s$	4.6	96	200	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +25^\circ\text{C}, I_F = 5.6A, dI_F/dt = 100A/\mu s$	0.17	0.4	0.83	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
 2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$   
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)  
 4.  $V_{DD} = 25V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 910\mu\text{H}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 5.6A$  (See Figure 15)

**4**  
N-CHANNEL POWER MOSFETS

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION



Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

4  
N-CHANNEL  
POWER MOSFETS

Performance Curves (Continued)




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

### Features


- 8A and 9.2A, 80V - 100V
- $r_{DS(on)} = 0.27\Omega$  and  $0.36\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF520, IRF521, IRF522, and IRF523 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF520R, IRF521R, IRF522R and IRF523R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF520 IRF520R	IRF521 IRF521R	IRF522 IRF522R	IRF523 IRF523R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 100	80	100	80	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 100	80	100	80	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 9.2	9.2	8	8	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 6.5	6.5	5.6	5.6	A
Pulsed Drain Current (3) .....	$I_{DM}$ 37	37	32	32	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 60	60	60	60	W
Linear Derating Factor .....	0.4	0.4	0.4	0.4	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 32	32	28	28	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$ 36	36	36	36	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +175	-55 to +175	-55 to +175	-55 to +175	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
  - Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
  - Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
  - $V_{DD} = 25\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 640\mu\text{H}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 9.2\text{A}$ . See Figures 15 & 16.
- \*R Suffix Types Only

**IRF520, IRF521, IRF522, IRF523 IRF520R, IRF521R, IRF522R, IRF523R**

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF520/522, IRF520R/522R IRF521/523, IRF521R/523R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	100	-	-	V
			80	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +150^\circ\text{C}$	-	-	1000	$\mu A$
On-State Drain Current (Note 2) IRF520/521, IRF520R/521R IRF522/523, IRF522R/523R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	9.2	-	-	A
			8.0	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF520/521, IRF520R/521R IRF522/523, IRF522R/523R	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 5.6A$	-	0.25	0.27	$\Omega$
			-	0.27	0.36	$\Omega$
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} \geq 50V, I_D = 5.6A$	2.7	4.1	-	S( $\bar{V}$ )
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	350	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	130	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	25	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 50V, I_D \approx 9.2A, R_G = 18\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	9	13	ns
Rise Time	t <sub>r</sub>		-	30	45	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	18	29	ns
Fall Time	t <sub>f</sub>		-	20	30	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>		$V_{GS} = 10V, I_D = 9.2A, V_{DS} = 0.8V \text{ Max Rating}$ . See Figure 17 for test circuit.	-	10	15
Gate-Source Charge	Q <sub>gs</sub>	(Gate charge is essentially independent of operating temperature.)	-	2.5	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	2.5	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	2.5	$^\circ\text{C/W}$
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	80	$^\circ\text{C/W}$



**Source Drain Diode Ratings and Characteristics**

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	9.2	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	37	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 9.2A, V_{GS} = 0V$	-	-	2.5	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +25^\circ\text{C}, I_F = 9.2A, dI_F/dt = 100A/\mu s$	5.5	100	240	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +25^\circ\text{C}, I_F = 9.2A, dI_F/dt = 100A/\mu s$	0.25	0.5	1.1	$\mu C$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
 2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$   
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)  
 4.  $V_{DD} = 25V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 640\mu H$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 9.2A$  (See Figures 15 & 16)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

4  
N-CHANNEL  
POWER MOSFETS

May 1992

### Features


- 12A and 14A, 80V - 100V
- $r_{DS(on)} = 0.16\Omega$  and  $0.23\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF530, IRF531, IRF532, and IRF533 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF530R, IRF531R, IRF532R and IRF533R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF530 IRF530R	IRF531 IRF531R	IRF532 IRF532R	IRF533 IRF533R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	100	80	100	80	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	100	80	100	80	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	14	14	12	12	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	10	10	8.3	8.3	A
Pulsed Drain Current (3) .....	$I_{DM}$	56	56	48	48	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	79	79	79	79	W
Linear Derating Factor .....		0.53	0.53	0.53	0.53	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	56	56	48	48	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$	69	69	69	69	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +175	-55 to +175	-55 to +175	-55 to +175	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4.  $V_{DD} = 25\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 530\mu\text{H}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 14\text{A}$ . See Figure 15.

\*R Suffix Types Only



Electrical Characteristics  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF530/532, IRF530R/532R IRF531/533, IRF531R/533R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	100	-	-	V
			80	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	μA
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRF530/531, IRF530R/531R IRF532/533, IRF532R/533R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	14	-	-	A
			12	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF530/531, IRF530R/531R IRF532/533, IRF532R/533R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 8.3A	-	0.14	0.16	Ω
			-	0.20	0.23	Ω
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> ≥ 50V, I <sub>D</sub> = 8.3A	5.1	7.6	-	S(Ω)
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	600	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	250	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	50	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 50V, I <sub>D</sub> ≈ 14A, R <sub>G</sub> = 12Ω See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	12	15	ns
Rise Time	t <sub>r</sub>		-	35	51	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	25	35	ns
Fall Time	t <sub>f</sub>		-	25	36	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 14A, V <sub>DS</sub> = 0.8V Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	18	26	nC
Gate-Source Charge	Q <sub>gs</sub>		-	4	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	7	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	1.9	°C/W
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.5	-	°C/W
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	80	°C/W

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	14	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	56	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25°C, I <sub>S</sub> = 14A, V <sub>GS</sub> = 0V	-	-	2.5	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 14A, dI <sub>F</sub> /dt = 100A/μs	5.5	120	250	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 14A, dI <sub>F</sub> /dt = 100A/μs	0.26	0.6	1.3	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25°C to +150°C  
 2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%  
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)  
 4. V<sub>DD</sub> = 25V, Start T<sub>J</sub> = +25°C, L = 350μH, R<sub>GS</sub> = 25Ω, I<sub>pPEAK</sub> = 14A (See Figure 15)

4  
N-CHANNEL  
POWER MOSFETS

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

4  
N-CHANNEL  
POWER MOSFETS

Performance Curves (Continued)




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

### Features


- 25A and 28A, 80V - 100V
- $r_{DS(on)} = 0.077\Omega$  and  $0.10\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF540, IRF541, IRF542, and IRF543 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF540R, IRF541R, IRF542R and IRF543R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



4  
N-CHANNEL  
POWER MOSFETS

### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRF540 IRF540R	IRF541 IRF541R	IRF542 IRF542R	IRF543 IRF543R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 100	80	100	80	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 100	80	100	80	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 28	28	25	25	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 20	20	17	17	A
Pulsed Drain Current (3) .....	$I_{DM}$ 110	110	100	100	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 150	150	150	150	W
Linear Derating Factor .....	1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 108	108	96	96	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$ 230	230	230	230	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +175	-55 to +175	-55 to +175	-55 to +175	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
  - Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
  - Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
  - $V_{DD} = 25\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 440\mu\text{H}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 28\text{A}$ . See Figure 15.
- \*R Suffix Types Only


Electrical Characteristics  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF540/542, IRF540R/542R IRF541/543, IRF541R/543R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	100	-	-	V
			80	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$
On-State Drain Current (Note 2) IRF540/541, IRF540R/541R IRF542/543, IRF542R/543R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON) \text{ Max}}, V_{GS} = 10V$	28	-	-	A
			25	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF540/541, IRF540R/541R IRF542/543, IRF542R/543R	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 17A$	-	0.06	0.077	$\Omega$
			-	0.08	0.10	$\Omega$
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} \geq 50V, I_D = 17A$	8.7	13	-	S( )
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 10	-	1450	-	pF
Output Capacitance	C <sub>OSS</sub>		-	550	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	100	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 50V, I_D \approx 28A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	15	23	ns
Rise Time	t <sub>r</sub>		-	70	110	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	40	60	ns
Fall Time	t <sub>f</sub>		-	50	75	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = 10V, I_D = 28A, V_{DS} = 0.8V$ Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	38	59	nC
Gate-Source Charge	Q <sub>gs</sub>		-	8	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	21	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	28	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	110	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 27A, V_{GS} = 0V$	-	-	2.5	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +25^\circ\text{C}, I_F = 28A, dI_F/dt = 100A/\mu s$	70	150	300	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +25^\circ\text{C}, I_F = 28A, dI_F/dt = 100A/\mu s$	0.44	1.0	1.9	$\mu C$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-



NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
 2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$   
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)  
 4.  $V_{DD} = 25V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 440\mu H$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 28A$  (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE



Performance Curves (Continued)




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features


- 2.6A and 3.3A, 150V - 200V
- $r_{DS(on)} = 1.5\Omega$  and  $2.4\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF610, IRF611, IRF612, and IRF613 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF610R, IRF611R, IRF612R and IRF613R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF610 IRF610R	IRF611 IRF611R	IRF612 IRF612R	IRF613 IRF613R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 200	150	200	150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 3.3	3.3	2.6	2.6	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 2.1	2.1	1.6	1.6	A
Pulsed Drain Current (3) .....	$I_{DM}$ 8	8	6.5	6.5	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 43	43	43	43	W
Linear Derating Factor .....	0.34	0.34	0.34	0.34	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 10	10	8.0	8.0	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Rating (4) .....	$E_{AS}^*$ 46	46	46	46	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 6.4\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 3.3\text{A}$ . See Figure 15.


\*R Suffix Types Only

# IRF610, IRF611, IRF612, IRF613 IRF610R, IRF611R, IRF612R, IRF613R

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF610/612, IRF610R/612R IRF611/613, IRF611R/613R	$V_{DS}$	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	200	-	-	V
			150	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = 20\text{V}$	-	-	500	nA
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = -20\text{V}$	-	-	-500	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$ $V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_J = +125^\circ\text{C}$	-	-	250	$\mu\text{A}$
			-	-	1000	$\mu\text{A}$
On-State Drain Current (Note 2) IRF610/611, IRF610R/611R IRF612/613, IRF612R/613R	$I_D(\text{ON})$	$V_{DS} > I_D(\text{ON}) \times r_{DS(\text{ON})} \text{ Max}, V_{GS} = 10\text{V}$	3.3	-	-	A
			2.6	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF610/611, IRF610R/611R IRF612/613, IRF612R/613R	$r_{DS(\text{ON})}$	$V_{GS} = 10\text{V}, I_D = 1.6\text{A}$	-	1.0	1.5	$\Omega$
			-	1.5	2.4	$\Omega$
			-	-	-	$\Omega$
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} \geq 50\text{V}, I_D = 1.6\text{A}$	0.8	1.3	-	S(l)
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$	-	135	-	pF
Output Capacitance	$C_{OSS}$	See Figure 10	-	60	-	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	16	-	pF
Turn-On Delay Time	$t_d(\text{ON})$	$V_{DD} = 100\text{V}, I_D \approx 3.3\text{A}, R_G = 24\Omega$	-	8	12	ns
Rise Time	$t_r$	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	17	26	ns
Turn-Off Delay Time	$t_d(\text{OFF})$		-	13	21	ns
Fall Time	$t_f$		-	9	13	ns
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$	$V_{GS} = 10\text{V}, I_D = 3.3\text{A}, V_{DS} = 0.8\text{V}$ Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	5.3	8.2	nC
Gate-Source Charge	$Q_{gs}$		-	1.2	-	nC
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	3.0	-	nC
Internal Drain Inductance	$L_D$	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	2.9	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	80	$^\circ\text{C/W}$

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	3.3	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$			-	-	8	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_J = +25^\circ\text{C}, I_S = 3.3\text{A}, V_{GS} = 0\text{V}$	-	-	2.0	V	
Reverse Recovery Time	$t_{rr}$	$T_J = +25^\circ\text{C}, I_F = 3.3\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	75	160	310	ns	
Reverse Recovered Charge	$Q_{RR}$	$T_J = +25^\circ\text{C}, I_F = 3.3\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	0.33	0.9	1.4	$\mu\text{C}$	
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S$ + $L_D$ .	-	-	-	-	

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 50\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 6.4\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 3.3\text{A}$  (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

4  
N-CHANNEL  
POWER MOSFETS

Performance Curves (Continued)




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

### Features


- 4.0A and 5.0A, 150V - 200V
- $r_{DS(on)} = 0.8\Omega$  and  $1.2\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF620, IRF621, IRF622, and IRF623 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF620R, IRF621R, IRF622R and IRF623R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRF620 IRF620R	IRF621 IRF621R	IRF622 IRF622R	IRF623 IRF623R	UNITS
Drain-Source Voltage (1) .....	200	150	200	150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	5.0	5.0	4.0	4.0	A
$T_C = +100^\circ\text{C}$ .....	3.0	3.0	2.5	2.5	A
Pulsed Drain Current (3) .....	20	20	16	16	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	40	40	40	40	W
Linear Derating Factor .....	0.32	0.32	0.32	0.32	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	20	20	16	16	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	85	85	85	85	mJ
Operating and Storage Junction .....	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
  2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
  3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
  4.  $V_{DD} = 10\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 6.18\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 5\text{A}$ . See Figure 15.
- \*R Suffix Types Only

# IRF620, IRF621, IRF622, IRF623 IRF620R, IRF621R, IRF622R, IRF623R

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF620/622, IRF620R/622R IRF621/623, IRF621R/623R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	200	-	-	V	
			150	-	-	V	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2.0	-	4.0	V	
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	500	nA	
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-500	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	μA	
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = +125°C	-	-	1000	μA	
On-State Drain Current (Note 2) IRF620/621, IRF620R/621R IRF622/623, IRF622R/623R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> × R <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	5.0	-	-	A	
			4.0	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF620/621, IRF620R/621R IRF622/623, IRF622R/623R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 2.5A	-	0.5	0.8	Ω	
			-	0.8	1.2	Ω	
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> × R <sub>DS(ON)</sub> Max, I <sub>D</sub> = 2.5A	1.3	2.5	-	S(?)	
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	450	-	pF	
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	150	-	pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	40	-	pF	
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 2.5BV <sub>DSS</sub> , I <sub>D</sub> = 5.0A, R <sub>G</sub> = 9.1Ω See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	20	40	ns	
Rise Time	t <sub>r</sub>		-	30	60	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	50	100	ns	
Fall Time	t <sub>f</sub>		-	30	60	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>		V <sub>GS</sub> = 10V, I <sub>D</sub> = 5.0A, V <sub>DS</sub> = 0.8V Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	11	15	nC
Gate-Source Charge	Q <sub>gs</sub>		-	5.0	-	nC	
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	6.0	-	nC	
Internal Drain Inductance	L <sub>D</sub>	Measured from the contact screw on tab to center of die	Modified MOSFET symbol showing the internal device inductances. 61003.gem	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die		-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	7.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	3.12	°C/W	
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.5	-	°C/W	
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	80	°C/W	

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 62004.gem	-	-	5.0	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	20	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25°C, I <sub>S</sub> = 5.0A, V <sub>GS</sub> = 0V	-	-	1.8	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = 5.0A, dI <sub>F</sub> /dt = 100A/μs	-	350	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = 5.0A, dI <sub>F</sub> /dt = 100A/μs	-	2.3	-	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V<sub>DD</sub> = 10V, Start T<sub>J</sub> = +25°C, L = 6.18mH, R<sub>GS</sub> = 50Ω, I<sub>PEAK</sub> = 5A (See Figure 15)






Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 — Typical On-Resistance Vs. Drain Current




Fig. 13 — Maximum Drain Current Vs. Case Temperature




Fig. 14a — Clamped Inductive Test Circuit




Fig. 14b — Clamped Inductive Waveforms




Fig. 15a — Unclamped Energy Test Circuit




Fig. 15b — Unclamped Energy Waveforms




Fig. 16 — Switching Time Test Circuit




Fig. 17 — Gate Charge Test Circuit

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features


- 3.8A and 3.3A, 250V - 275V
- $r_{DS(on)} = 1.1\Omega$  and  $1.5\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 250/275V DC Rating - 120V AC Line System Operation

### Description

The IRF624, IRF625, IRF626, and IRF627 are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRF624	IRF625	IRF626	IRF627	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 250	250	275	275	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 250	250	275	275	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 3.8	3.3	3.8	3.3	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 2.4	2.1	2.4	2.1	A
Pulsed Drain Current (3) .....	$I_{DM}$ 15	13	15	13	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 40	40	40	40	W
Linear Derating Factor .....	0.32	0.32	0.32	0.32	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}$ 120	120	120	120	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 13.6\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 3.8\text{A}$ . See Figures 14 & 15.

## Specifications IRF624, IRF625, IRF626, IRF627

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF624, IRF626 IRF625, IRF627	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250 $\mu$ A	275	-	-	V
			250	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 $\mu$ A	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	$\mu$ A
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = +125 $^\circ$ C	-	-	1000	$\mu$ A
On-State Drain Current (Note 2) IRF624, IRF626 IRF625, IRF627	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	3.8	-	-	A
			3.3	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF624, IRF626 IRF625, IRF627	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.4A	-	0.8	1.1	$\Omega$
			-	1.05	1.5	$\Omega$
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> = 2 x V <sub>GS</sub> , I <sub>DS</sub> = 1.9A	1.4	2.1	-	S( $\bar{V}$ )
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	340	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	110	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	32	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 125V, I <sub>D</sub> = 3.8A, R <sub>G</sub> = 18 $\Omega$	-	11	17	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	24	36	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	21	32	ns
Fall Time	t <sub>f</sub>		-	13	20	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 3.8A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	15	22	nC
Gate-Source Charge	Q <sub>gs</sub>		-	4.0	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	7.2	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
		Modified MOSFET symbol showing the internal device inductances. 				
Junction-to-Case	R $_{\theta JC}$		-	-	3.12	$^\circ\text{C/W}$
Case-to-Sink	R $_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$
Junction-to-Ambient	R $_{\theta JA}$	Free air operation	-	-	80	$^\circ\text{C/W}$

### Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 	-	-	3.8	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	15	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>S</sub> = 3.8A, V <sub>GS</sub> = 0V	-	-	1.8	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>F</sub> = 3.8A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	81	180	370	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>F</sub> = 3.8A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	0.44	0.93	2.0	$\mu$ C
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25 $^\circ$ C to +150 $^\circ$ C

2. Pulse Test: Pulse width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V<sub>DD</sub> = 20V, starting T<sub>J</sub> = +25 $^\circ$ C, L = 3.37mH, R<sub>GS</sub> = 50 $\Omega$ , I<sub>PEAK</sub> = 9A. See Figure 15.

4  
N-CHANNEL  
POWER MOSFETS

# IRF624, IRF625, IRF626, IRF627




Fig. 1 — Typical Output Characteristics




Fig. 2 — Typical Transfer Characteristics




Fig. 3 — Typical Saturation Characteristics




Fig. 4 — Maximum Safe Operating Area




Fig. 5 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 — Typical Transconductance Vs. Drain Current




Fig. 7 — Typical Source-Drain Diode Forward Voltage




Fig. 8 — Breakdown Voltage Vs. Temperature




Fig. 9 — Normalized On-Resistance Vs. Temperature

IRF624, IRF625, IRF626, IRF627




Fig. 10 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 — Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 — Typical On-Resistance Vs. Drain Current




Fig. 13 — Maximum Drain Current Vs. Case Temperature




Fig. 14 — Unclamped Energy Test Circuit




Fig. 15 — Unclamped Energy Waveforms




Fig. 16 — Switching Time Test Circuit




Fig. 17 — Gate Charge Test Circuit



August 1991

### Features


- 8.0A and 9.0A, 150V - 200V
- $r_{DS(on)} = 0.4\Omega$  and  $0.6\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF630, IRF631, IRF632, and IRF633 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF630R, IRF631R, IRF632R and IRF633R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF630 IRF630R	IRF631 IRF631R	IRF632 IRF632R	IRF633 IRF633R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	200	150	200	150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	200	150	200	150	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	9.0	9.0	8.0	8.0	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	6.0	6.0	5.0	5.0	A
Pulsed Drain Current (3) .....	$I_{DM}$	36	36	32	32	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	75	75	75	75	W
Linear Derating Factor .....		0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	36	36	32	32	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$	150	150	150	150	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
  2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
  3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
  4.  $V_{DD} = 20\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 3.37\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 9\text{A}$ . See Figure 15.
- \*R Suffix Types Only

# IRF630, IRF631, IRF632, IRF633 IRF630R, IRF631R, IRF632R, IRF633R

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF630/632, IRF630R/632R IRF631/633, IRF631R/633R	$V_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	200	-	-	V
			150	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = 20V$	-	-	500	nA
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = -20V$	-	-	-500	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$
On-State Drain Current (Note 2) IRF630/631, IRF630R/631R IRF632/633, IRF632R/633R	$I_D(ON)$	$V_{DS} > I_D(ON) \times r_{DS(ON)} \text{ Max. } V_{GS} = 10V$	9.0	-	-	A
			8.0	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF630/631, IRF630R/631R IRF632/633, IRF632R/633R	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 5.0A$	-	0.25	0.4	$\Omega$
			-	0.4	0.6	$\Omega$
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} > I_D(ON) \times r_{DS(ON)} \text{ Max. } I_D = 5.0A$	3.0	4.8	-	S(V)
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	600	-	pF
Output Capacitance	$C_{OSS}$	See Figure 10	-	250	-	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	80	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 90V, I_D = 9.0A, R_G = 9.1\Omega$	-	-	30	ns
Rise Time	$t_r$	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	-	50	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	-	50	ns
Fall Time	$t_f$		-	-	40	ns
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$	$V_{GS} = 10V, I_D = 9.0A, V_{DS} = 0.8V \text{ Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)}$	-	19	30	nC
Gate-Source Charge	$Q_{gs}$		-	10	-	nC
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	9.0	-	nC
Internal Drain Inductance	$L_D$	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	1.67	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	80	$^\circ\text{C/W}$

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	9.0	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	36	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_J = +25^\circ\text{C}, I_S = 9.0A, V_{GS} = 0V$	-	-	2.0	V
Reverse Recovery Time	$t_{rr}$	$T_J = +150^\circ\text{C}, I_F = 9.0A, dI_F/dt = 100A/\mu s$	-	450	-	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +150^\circ\text{C}, I_F = 9.0A, dI_F/dt = 100A/\mu s$	-	3.0	-	$\mu\text{C}$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
 2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$   
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)  
 4.  $V_{DD} = 20V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 3.37\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 9A$  (See Figure 15)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 — Typical On-Resistance Vs. Drain Current




Fig. 13 — Maximum Drain Current Vs. Case Temperature




Fig. 14a — Clamped Inductive Test Circuit




Fig. 15a — Unclamped Energy Test Circuit




Fig. 14b — Clamped Inductive Waveforms




Fig. 15b — Unclamped Energy Waveforms




Fig. 16 — Switching Time Test Circuit




Fig. 17 — Gate Charge Test Circuit

August 1991

### Features


- 8.1A and 6.5A, 250V - 275V
- $r_{DS(on)} = 0.45\Omega$  and  $0.68\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 275/250V DC Rating - 120V AC Line System Operation

### Description

The IRF634, IRF635, IRF636, and IRF637 are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRF634	IRF635	IRF636	IRF637	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	250	250	275	275	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	250	250	275	275	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	8.1	6.5	8.1	6.5	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	5.1	4.1	5.1	4.1	A
Pulsed Drain Current (3) .....	$I_{DM}$	32	26	32	26	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	75	75	75	75	W
Linear Derating Factor .....		0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}$	180	180	180	180	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 4.5\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 8.1\text{A}$ . See Figures 14 & 15.


# Specifications IRF634, IRF635, IRF636, IRF637

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRF636, IRF637 IRF634, IRF635	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = -250\mu A$	275	-	-	V		
			250	-	-	V		
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	2.0	-	4.0	V		
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = 20V$	-	-	500	nA		
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = 20V$	-	-	-500	nA		
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$		
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$		
On-State Drain Current (Note 2) IRF634, IRF636 IRF635, IRF637	$I_D(ON)$	$V_{DS} > I_D(ON) \times r_{DS(ON) \text{ Max}}, V_{GS} = 10V$	8.1	-	-	A		
			6.5	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRF634, IRF636 IRF635, IRF637	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 4.1A$	-	0.32	0.45	$\Omega$		
			-	0.48	0.68	$\Omega$		
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} = 2 \times V_{GS} 0V, I_D = 4.1A$	2.9	4.3	-	S( $\bar{I}$ )		
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	600	-	pF		
Output Capacitance	$C_{OSS}$	See Figure 10	-	180	-	pF		
Reverse Transfer Capacitance	$C_{RSS}$		-	52	-	pF		
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 125V, I_D \approx 8.1A, R_G = 12\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	9.1	14	ns		
Rise Time	$t_r$		-	23	35	ns		
Turn-Off Delay Time	$t_{d(OFF)}$		-	31	47	ns		
Fall Time	$t_f$		-	19	29	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$		$V_{GS} = 10V, I_D = 8.1A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	24	35	nC	
Gate-Source Charge	$Q_{gs}$		-	5.1	-	nC		
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	12	-	nC		
Internal Drain Inductance	$L_D$	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.			-	4.5	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from header and source bonding pad.			-	7.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	1.67	$^\circ\text{C/W}$		
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$		
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	80	$^\circ\text{C/W}$		





4  
N-CHANNEL  
POWER MOSFETS

### Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	8.1	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$			-	-	32	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_J = +25^\circ\text{C}, I_S = 8.1A, V_{GS} = 0V$	-	-	2.0	V	
Reverse Recovery Time	$t_{rr}$	$T_J = +25^\circ\text{C}, I_F = 8.1A, dI_F/dt = 100A/\mu s$	92	180	390	ns	
Reverse Recovered Charge	$Q_{RR}$	$T_J = +25^\circ\text{C}, I_F = 8.1A, dI_F/dt = 100A/\mu s$	0.63	1.3	2.7	$\mu\text{C}$	
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-	

- NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
 2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$   
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 9)  
 4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 4.5\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 8.1A$  (See Figures 14 & 15)

# IRF634, IRF635, IRF636, IRF637





IRF634, IRF635, IRF636, IRF637




Fig. 5 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 — Typical Transconductance Vs. Drain Current




Fig. 7 — Typical Source-Drain Diode Forward Voltage




Fig. 8 — Breakdown Voltage Vs. Temperature




Fig. 9 — Normalized On-Resistance Vs. Temperature

# IRF634, IRF635, IRF636, IRF637




Fig. 10 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 — Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 — Typical On-Resistance Vs. Drain Current




Fig. 13 — Maximum Drain Current Vs. Case Temperature




Fig. 14 — Unclamped Energy Test Circuit




Fig. 15 — Unclamped Energy Waveforms




Fig. 16 — Switching Time Test Circuit




Fig. 17 — Gate Charge Test Circuit

August 1991

### Features


- 16A and 18A, 150V - 200V
- $r_{DS(on)} = 0.18\Omega$  and  $0.22\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF640, IRF641, IRF642, and IRF643 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF640R, IRF641R, IRF642R and IRF643R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF640 IRF640R	IRF641 IRF641R	IRF642 IRF642R	IRF643 IRF643R	UNITS
Drain-Source Voltage (1) .....	200	150	200	150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	18	18	16	16	A
$T_C = +100^\circ\text{C}$ .....	11	11	10	10	A
Pulsed Drain Current (3) .....	72	72	64	64	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	125	125	125	125	W
Linear Derating Factor .....	1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	72	72	64	64	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	580	580	580	580	mJ
Operating and Storage Junction .....	$-55$ to $+150$	$-55$ to $+150$	$-55$ to $+150$	$-55$ to $+150$	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 2.7\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 18\text{A}$ . See Figure 15.

\*R Suffix Types Only

**IRF640, IRF641, IRF642, IRF643 IRF640R, IRF641R, IRF642R, IRF643R**

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF640/642, IRF640R/642R IRF641/643, IRF641R/643R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	200	-	-	V
			150	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$
On-State Drain Current (Note 2) IRF640/641, IRF640R/641R IRF642/643, IRF642R/643R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON) \text{ Max}}, V_{GS} = 10V$	18	-	-	A
			16	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF640/641, IRF640R/641R IRF642/643, IRF642R/643R	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 10A$	-	0.14	0.18	$\Omega$
			-	0.20	0.22	$\Omega$
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} \geq 50V, I_D = 10A$	6.7	10	-	S( $\Omega$ )
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	1275	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	400	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	100	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 100V, I_D = 18A, R_G = 9.1\Omega$	-	13	21	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	50	77	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	46	68	ns
Fall Time	t <sub>f</sub>		-	35	54	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = 10V, I_D = 18A, V_{DS} = 0.8V$ Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	43	64	nC
Gate-Source Charge	Q <sub>gs</sub>		-	8	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	22	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	1.0	$^\circ\text{C/W}$
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	80	$^\circ\text{C/W}$



**Source Drain Diode Ratings and Characteristics**

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	18	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	72	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 18A, V_{GS} = 0V$	-	-	2.0	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +25^\circ\text{C}, I_F = 18A, dI_F/dt = 100A/\mu s$	120	240	530	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +150^\circ\text{C}, I_F = 18A, dI_F/dt = 100A/\mu s$	1.3	2.8	5.6	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
 2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$   
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)  
 4.  $V_{DD} = 20V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 3.37\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 18A$  (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS





FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS



PULSE WIDTH  $\leq 1\mu\text{S}$   
DUTY FACTOR  $\leq 0.1\%$

FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features


- 13A and 14A, 250V - 275V
- $r_{DS(on)} = 0.28\Omega$  and  $0.34\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 275/250V DC Rating - 120V AC Line System Operation

### Description

The IRF644, IRF645, IRF646, and IRF647 are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF644	IRF645	IRF646	IRF647	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 250	250	275	275	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 250	250	275	275	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 14	13	14	13	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 8.8	8.0	8.8	8.0	A
Pulsed Drain Current (3) .....	$I_{DM}$ 56	52	56	52	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 125	125	125	125	W
Linear Derating Factor .....	1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}$ 550	550	550	550	mJ
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s) .....	$T_L$ 300	300	300	300	$^\circ\text{C}$

#### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 4.5\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 14\text{A}$ . See Figures 14 & 15.



# Specifications IRF644, IRF645, IRF646, IRF647

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF646, IRF647 IRF644, IRF645	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	275	-	-	V
			250	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	-500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	μA
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRF644, IRF646 IRF645, IRF647	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	14	-	-	A
			13	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF644, IRF646 IRF645, IRF647	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 8A	-	0.20	0.28	Ω
			-	0.28	0.34	Ω
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> ≥ 50V, I <sub>D</sub> = 8A	6.7	10	-	S( )
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	1300	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	320	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	69	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 125V, I <sub>D</sub> = 14A, R <sub>G</sub> = 9.1Ω	-	16	24	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	67	100	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	53	80	ns
Fall Time	t <sub>f</sub>		-	49	74	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 14A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	39	59	nC
Gate-Source Charge	Q <sub>gs</sub>		-	6.6	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	20	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	1.0	°C/W
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.5	-	°C/W
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	80	°C/W



## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	14	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	56	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25°C, I <sub>S</sub> = 14A, V <sub>GS</sub> = 0V	-	-	1.8	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 14A, di <sub>F</sub> /dt = 100A/μs	150	300	640	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 14A, di <sub>F</sub> /dt = 100A/μs	1.6	3.4	7.2	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25°C to +150°C  
2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V<sub>DD</sub> = 50V, Start T<sub>J</sub> = +25°C, L = 4.5mH, R<sub>GS</sub> = 25Ω, I<sub>PEAK</sub> = 14A (See Figures 14 & 15)

# IRF644, IRF645, IRF646, IRF647




Fig. 1 — Typical Output Characteristics




Fig. 2 — Typical Transfer Characteristics




Fig. 3 — Typical Saturation Characteristics




Fig. 4 — Maximum Safe Operating Area




Fig. 5 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

# IRF644, IRF645, IRF646, IRF647




Fig. 6 — Typical Transconductance Vs. Drain Current




Fig. 7 — Typical Source-Drain Diode Forward Voltage




Fig. 8 — Breakdown Voltage Vs. Temperature




Fig. 9 — Normalized On-Resistance Vs. Temperature




Fig. 10 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 — Typical Gate Charge Vs. Gate-to-Source Voltage

4  
N-CHANNEL  
POWER MOSFETS

# IRF644, IRF645, IRF646, IRF647




Figure 12 — Typical On Resistance Vs. Drain Current




Figure 13 — Maximum Drain Current Vs. Case Temperature




Figure 14 — Unclamped Energy Test Circuit




Figure 15 — Unclamped Energy Waveforms




Figure 16 — Switching Time Test Circuit




Figure 17 — Gate Charge Test Circuit

August 1991

### Features


- 1.7A and 2.0A, 350V - 400V
- $r_{DS(on)} = 3.6\Omega$  and  $5.0\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF710, IRF711, IRF712, and IRF713 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF710R, IRF711R, IRF712R and IRF713R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRF710 IRF710R	IRF711 IRF711R	IRF712 IRF712R	IRF713 IRF713R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	400	350	400	350	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	400	350	400	350	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	2	2	1.7	1.7	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	1.2	1.2	1.1	1.1	A
Pulsed Drain Current (3) .....	$I_{DM}$	5	5	4.3	4.3	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	36	36	36	36	W
Linear Derating Factor .....		0.29	0.29	0.29	0.29	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	6.0	6.0	5.0	5.0	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$	120	120	120	120	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
  - Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
  - Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
  - $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 53\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 2\text{A}$ . See Figure 15.
- \*R Suffix Types Only

# IRF710, IRF711, IRF712, IRF713 IRF710R, IRF711R, IRF712R, IRF713R

## Electrical Characteristics $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF710/712, IRF710R/712R IRF711/713, IRF711R/713R	BV <sub>DSS</sub>	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	400	-	-	V	
			350	-	-	V	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20\text{V}$	-	-	500	nA	
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20\text{V}$	-	-	-500	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	$\mu\text{A}$	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_J = +125^\circ\text{C}$	-	-	1000	$\mu\text{A}$	
On-State Drain Current (Note 2) IRF710/711, IRF710R/711R IRF712/713, IRF712R/713R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times R_{DS(ON)} \text{ Max}, V_{GS} = 10\text{V}$	2.0	-	-	A	
			1.7	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF710/711, IRF710R/711R IRF712/713, IRF712R/713R	r <sub>DS(ON)</sub>	$V_{GS} = 10\text{V}, I_D = 1.1\text{A}$	-	3.3	3.6	$\Omega$	
			-	3.6	5.0	$\Omega$	
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} \geq 50\text{V}, I_D = 1.1\text{A}$	1.0	1.5	-	S(J)	
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$	-	135	-	pF	
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	35	-	pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	8.0	-	pF	
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 50\text{V}, I_D \approx 5.6\text{A}, R_G = 24\Omega$	-	8.0	12	ns	
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	10	15	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	21	32	ns	
Fall Time	t <sub>f</sub>		-	11	17	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = 10\text{V}, I_D = 2.0\text{A}, V_{DS} = 0.8\text{V Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	7.0	12	nC	
Gate-Source Charge	Q <sub>gs</sub>		-	1.2	-	nC	
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	4.0	-	nC	
Internal Drain Inductance	L <sub>D</sub>	Measured from the contact screw on tab to center of die		-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die		-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH	
Junction-to-Case	R <sub>θJC</sub>		-	-	3.5	$^\circ\text{C/W}$	
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$	
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	80	$^\circ\text{C/W}$	

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	2.0	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	5.0	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 2.0\text{A}, V_{GS} = 0\text{V}$	-	-	1.6	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +25^\circ\text{C}, I_F = 2.0\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	110	-	520	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +25^\circ\text{C}, I_F = 2.0\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	0.40	-	1.4	$\mu\text{C}$
Forward Turn-On Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 50\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 53\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 2\text{A}$  (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE



Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

### Features


- 2.8A and 3.3A, 350V - 400V
- $r_{DS(on)} = 1.8\Omega$  and  $2.5\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF720, IRF721, IRF722, and IRF723 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF720R, IRF721R, IRF722R and IRF723R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF720 IRF720R	IRF721 IRF721R	IRF722 IRF722R	IRF723 IRF723R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	400	350	400	350	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	400	350	400	350	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	3.3	3.3	2.8	2.8	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	2.1	2.1	1.8	1.8	A
Pulsed Drain Current (3) .....	$I_{DM}$	13	13	11	11	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	50	50	50	50	W
Linear Derating Factor .....		0.4	0.4	0.4	0.4	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	12	12	10	10	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$	190	190	190	190	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
  2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
  3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- \*R Suffix Types Only


4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 31\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 3.3\text{A}$ . See Figure 15.

**IRF720, IRF721, IRF722, IRF723 IRF720R, IRF721R, IRF722R, IRF723R**

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF720/722, IRF720R/722R IRF721/723, IRF721R/723R	$BV_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	400	-	-	V	
			350	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = 20V$	-	-	500	nA	
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = -20V$	-	-	-500	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$ $V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V,$ $T_J = +125^\circ\text{C}$	-	-	250	$\mu A$	
			-	-	1000	$\mu A$	
On-State Drain Current (Note 2) IRF720/721, IRF720R/721R IRF722/723, IRF722R/723R	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times R_{DS(ON)} \text{ Max}, V_{GS} = 10V$	3.3	-	-	A	
			2.8	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF720/721, IRF720R/721R IRF722/723, IRF722R/723R	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 1.8A$	-	1.5	1.8	$\Omega$	
			-	1.8	2.5	$\Omega$	
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} \geq 50V, I_D = 1.8A$	1.8	2.7	-	S(V)	
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 10	-	360	-	pF	
Output Capacitance	$C_{OSS}$		-	55	-	pF	
Reverse Transfer Capacitance	$C_{RSS}$		-	20	-	pF	
Turn-On Delay Time	$t_{d(ON)}$		$V_{DD} = 200V, I_D \approx 3.3A, R_G = 18\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	10	15	ns
Rise Time	$t_r$		-	14	21	ns	
Turn-Off Delay Time	$t_{d(OFF)}$		-	30	45	ns	
Fall Time	$t_f$		-	13	20	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$		$V_{GS} = 10V, I_D = 3.3A, V_{DS} = 0.8V \text{ Max}$ Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	12	20	nC
Gate-Source Charge	$Q_{gs}$		-	2.0	-	nC	
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	6.0	-	nC	
Internal Drain Inductance	$L_D$	Measured from the contact screw on tab to center of die	Modified MOSFET symbol showing the internal device inductances. 	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die		-	4.5	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH	
Junction-to-Case	$R_{\theta JC}$		-	-	2.5	$^\circ\text{C/W}$	
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$	
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	80	$^\circ\text{C/W}$	

**Source Drain Diode Ratings and Characteristics**

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 	-	-	3.3	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	13	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_J = +25^\circ\text{C}, I_S = 3.3A, V_{GS} = 0V$	-	-	1.6	V
Reverse Recovery Time	$t_{rr}$	$T_J = +25^\circ\text{C}, I_F = 3.3A, di_F/dt = 100A/\mu s$	120	-	600	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +25^\circ\text{C}, I_F = 3.3A, di_F/dt = 100A/\mu s$	0.64	-	3.0	$\mu C$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 31\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 3.3A$  (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

4  
N-CHANNEL  
POWER MOSFETS

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT



## IRF730/731/732/733 IRF730R/731R/732R/733R

### N-Channel Power MOSFETs Avalanche Energy Rated\*

August 1991

#### Features


- 4.5A and 5.5A, 350V - 400V
- $r_{DS(on)} = 1.0\Omega$  and  $1.5\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

#### Description

The IRF730, IRF731, IRF732, and IRF733 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF730R, IRF731R, IRF732R and IRF733R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

#### Package



#### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



#### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF730 IRF730R	IRF731 IRF731R	IRF732 IRF732R	IRF733 IRF733R	UNITS
Drain-Source Voltage (1) .....	400	350	400	350	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	400	350	400	350	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	5.5	5.5	4.5	4.5	A
$T_C = +100^\circ\text{C}$ .....	3.5	3.5	3.0	3.0	A
Pulsed Drain Current (3) .....	22	22	18	18	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	75	75	75	75	W
Linear Derating Factor .....	0.6	0.6	0.6	0.6	W/°C
Inductive Current, Clamped .....	22	22	18	18	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	300	300	300	300	mJ
Operating and Storage Junction .....	-55 to +150	-55 to +150	-55 to +150	-55 to +150	°C
Temperature Range					
Maximum Lead Temperature for Soldering .....	300	300	300	300	°C
(0.063" (1.6mm) from case for 10s)					

#### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
  2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
  3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
  4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 17\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 5.5\text{A}$ . See Figure 15.
- \*R Suffix Types Only

4  
N-CHANNEL  
POWER MOSFETS

**IRF730, IRF731, IRF732, IRF733 IRF730R, IRF731R, IRF732R, IRF733R**

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF730/732, IRF730R/732R IRF731/733, IRF731R/733R	BV <sub>DSS</sub>	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	400	-	-	V
			350	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20\text{V}$	-	-	500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20\text{V}$	-	-	-500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	$\mu\text{A}$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_J = +125^\circ\text{C}$	-	-	1000	$\mu\text{A}$
On-State Drain Current (Note 2) IRF730/731, IRF730R/731R IRF732/733, IRF732R/733R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times R_{DS(ON)} \text{ Max}, V_{GS} = 10\text{V}$	5.5	-	-	A
			4.5	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF730/731, IRF730R/731R IRF732/733, IRF732R/733R	r <sub>DS(ON)</sub>	$V_{GS} = 10\text{V}, I_D = 3.0\text{A}$	-	0.8	1.0	$\Omega$
			-	1.0	1.5	$\Omega$
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} \geq 50\text{V}, I_D = 3.0\text{A}$	2.9	4.4	-	S( $\Omega$ )
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$	-	600	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	150	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	40	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 200\text{V}, I_D \approx 5.5\text{A}, R_G = 12\Omega$	-	10	17	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	20	29	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	35	56	ns
Fall Time	t <sub>f</sub>		-	15	24	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = 10\text{V}, I_D = 5.5\text{A}, V_{DS} = 0.8\text{V Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	20	35	nC
Gate-Source Charge	Q <sub>gs</sub>		-	3.0	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	10	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	1.67	$^\circ\text{C/W}$
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased.	-	0.5	-	$^\circ\text{C/W}$
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	80	$^\circ\text{C/W}$



**Source Drain Diode Ratings and Characteristics**

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	5.5	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	22	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 5.5\text{A}, V_{GS} = 0\text{V}$	-	-	1.6	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +25^\circ\text{C}, I_F = 5.5\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	140	300	660	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +25^\circ\text{C}, I_F = 5.5\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	0.93	2.1	4.3	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ ,  
Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 50\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 17\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 5.5\text{A}$  (See Figure 15)



Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

4  
N-CHANNEL  
POWER MOSFETS

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features


- 8A and 10A, 350V - 400V
- $r_{DS(on)} = 0.55\Omega$  and  $0.8\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF740, IRF741, IRF742, and IRF743 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF740R, IRF741R, IRF742R and IRF743R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRF740 IRF740R	IRF741 IRF741R	IRF742 IRF742R	IRF743 IRF743R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 400	350	400	350	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 400	350	400	350	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 10	10	8.0	8.0	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 6.3	6.3	5.2	5.2	A
Pulsed Drain Current (3) .....	$I_{DM}$ 40	40	33	33	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 125	125	125	125	W
Linear Derating Factor .....	1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 40	40	32	32	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$ 520	520	520	520	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
  2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
  3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
  4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 9.1\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 10\text{A}$ . See Figure 15.
- \*R Suffix Types Only

**IRF740, IRF741, IRF742, IRF743 IRF740R, IRF741R, IRF742R, IRF743R**

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF740/742, IRF740R/742R IRF741/743, IRF741R/743R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	400	-	-	V	
			350	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = 20V$	-	-	500	nA	
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = -20V$	-	-	-500	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$	
On-State Drain Current (Note 2) IRF740/741, IRF740R/741R IRF742/743, IRF742R/743R	$I_D(ON)$	$V_{DS} > I_D(ON) \times R_{DS(ON)} \text{ Max}, V_{GS} = 10V$	10	-	-	A	
			8.3	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF740/741, IRF740R/741R IRF742/743, IRF742R/743R	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 5.2A$	-	0.47	0.55	$\Omega$	
			-	0.68	0.80	$\Omega$	
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} \geq 50V, I_D = 5.2A$	5.8	8.9	-	S(V)	
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 10	-	1250	-	pF	
Output Capacitance	$C_{OSS}$		-	300	-	pF	
Reverse Transfer Capacitance	$C_{RSS}$		-	80	-	pF	
Turn-On Delay Time	$t_{d(ON)}$		$V_{DD} = 200V, I_D = 10A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	15	21	ns
Rise Time	$t_r$		-	25	41	ns	
Turn-Off Delay Time	$t_{d(OFF)}$		-	52	75	ns	
Fall Time	$t_f$		-	25	36	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$		$V_{GS} = 10V, I_D = 10A, V_{DS} = 0.8V \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	41	63	nC
Gate-Source Charge	$Q_{gs}$		-	6.5	-	nC	
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	23	-	nC	
Internal Drain Inductance	$L_D$	Measured from the contact screw on tab to center of die		-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die		-	4.5	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	7.5	-	nH
Junction-to-Case	$R_{\theta JC}$			-	-	1.0	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$	
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	80	$^\circ\text{C/W}$	

**4**  
**N-CHANNEL POWER MOSFETS**

**Source Drain Diode Ratings and Characteristics**

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	10	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	40	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_J = +25^\circ\text{C}, I_S = 10A, V_{GS} = 0V$	-	-	2.0	V
Reverse Recovery Time	$t_{rr}$	$T_J = +25^\circ\text{C}, I_F = 10A, di_F/dt = 100A/\mu s$	170	390	790	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +25^\circ\text{C}, I_F = 10A, di_F/dt = 100A/\mu s$	1.6	4.5	8.2	$\mu C$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
 2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$   
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)  
 4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 9.1\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 10A$  (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

4  
N-CHANNEL  
POWER MOSFETS

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT



August 1991

### Features


- 2.2 and 2.5A, 450V - 500V
- $r_{DS(on)} = 3.0\Omega$  and  $4.0\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF820, IRF821, IRF822, and IRF823 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF820R, IRF821R, IRF822R and IRF823R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF820 IRF820R	IRF821 IRF821R	IRF822 IRF822R	IRF823 IRF823R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 500	450	500	450	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 500	450	500	450	V
Continuous Drain Current					A
$T_C = +25^\circ\text{C}$ .....	$I_D$ 2.5	2.5	2.0	2.0	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 1.6	1.6	1.4	1.4	A
Pulsed Drain Current (3) .....	$I_{DM}$ 8.0	8.0	7.0	7.0	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					W
$T_C = +25^\circ\text{C}$ .....	$P_D$ 50	50	50	50	W
Linear Derating Factor .....	0.40	0.40	0.40	0.40	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 10	10	8.0	8.0	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$ 210	210	210	210	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
  - Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
  - Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
  - $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 60\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 2.5\text{A}$ . See Figure 15.
- \*R Suffix Types Only

**IRF820, IRF821, IRF822, IRF823 IRF820R, IRF821R, IRF822R, IRF823R**

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF820/822, IRF820R/822R IRF821/823, IRF821R/823R	BV <sub>DSS</sub>	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	500	-	-	V
			450	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20\text{V}$	-	-	500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20\text{V}$	-	-	-500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	$\mu\text{A}$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_J = +125^\circ\text{C}$	-	-	1000	$\mu\text{A}$
On-State Drain Current (Note 2) IRF820/821, IRF820R/821R IRF822/823, IRF822R/823R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times R_{DS(ON)} \text{ Max}, V_{GS} = 10\text{V}$	2.5	-	-	A
			2.2	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF820/821, IRF820R/821R IRF822/823, IRF822R/823R	r <sub>DS(ON)</sub>	$V_{GS} = 10\text{V}, I_D = 1.4\text{A}$	-	2.5	3.0	$\Omega$
			-	3.0	4.0	$\Omega$
			-	-	-	-
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} \geq 50\text{V}, I_D = 1.4\text{A}$	1.5	2.3	-	S(?)
Input Capacitance	C <sub>iSS</sub>	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$ See Figure 10	-	360	-	pF
Output Capacitance	C <sub>oSS</sub>		-	60	-	pF
Reverse Transfer Capacitance	C <sub>rSS</sub>		-	10	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>		$V_{DD} = 250\text{V}, I_D = 2.5\text{A}, R_G = 18\Omega$	-	11	15
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	11	18	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	29	42	ns
Fall Time	t <sub>f</sub>		-	12	18	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = 10\text{V}, I_D = 2.5\text{A}, V_{DS} = 0.8\text{V}$ Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	12	19	nC
Gate-Source Charge	Q <sub>gs</sub>		-	2.5	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	6.0	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	2.5	$^\circ\text{C/W}$
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	80	$^\circ\text{C/W}$



**Source Drain Diode Ratings and Characteristics**

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	2.5	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	8.0	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 2.5\text{A}, V_{GS} = 0\text{V}$	-	-	1.6	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +25^\circ\text{C}, I_F = 2.5\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	130	300	540	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +25^\circ\text{C}, I_F = 2.5\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	0.57	1.4	2.3	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
 2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$   
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)  
 4.  $V_{DD} = 50\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 60\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 2.5\text{A}$  (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

4  
N-CHANNEL  
POWER MOSFETS

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

### Features


- 4.0A and 4.5A, 450V - 500V
- $r_{DS(on)} = 1.5\Omega$  and  $2.0\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF830, IRF831, IRF832, and IRF833 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF830R, IRF831R, IRF832R and IRF833R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF830 IRF830R	IRF831 IRF831R	IRF832 IRF832R	IRF833 IRF833R	UNITS
Drain-Source Voltage (1) .....	500	450	500	450	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	500	450	500	450	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	4.5	4.5	4.0	4.0	A
$T_C = +100^\circ\text{C}$ .....	3.0	3.0	2.5	2.5	A
Pulsed Drain Current (3) .....	18	18	16	16	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	75	75	75	75	W
Linear Derating Factor .....	0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	18	18	16	16	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	300	300	300	300	mJ
Operating and Storage Junction .....	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
  2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
  3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
  4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 25\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 4.5\text{A}$ . See Figure 15.
- \*R Suffix Types Only

**IRF830, IRF831, IRF832, IRF833 IRF830R, IRF831R, IRF832R, IRF833R**

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF830/832, IRF830R/832R IRF831/833, IRF831R/833R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	500	-	-	V
			450	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$
On-State Drain Current (Note 2) IRF830/831, IRF830R/831R IRF832/833, IRF832R/833R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times R_{DS(ON)} \text{ Max}, V_{GS} = 10V$	4.5	-	-	A
			4.0	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF830/831, IRF830R/831R IRF832/833, IRF832R/833R	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 2.5A$	-	1.3	1.5	$\Omega$
			-	1.5	2.0	$\Omega$
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} \geq 50V, I_D = 2.5A$	2.7	4.2	-	S(V)
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	600	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	100	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	20	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 250V, I_D = 4.5A, R_G = 12\Omega$	-	10	17	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	15	23	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	33	53	ns
Fall Time	t <sub>f</sub>		-	16	23	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = 10V, I_D = 4.5A, V_{DS} = 0.8V \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	22	32	nC
Gate-Source Charge	Q <sub>gs</sub>		-	3.5	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	11	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	1.67	$^\circ\text{C/W}$
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	80	$^\circ\text{C/W}$

**4**  
**N-CHANNEL POWER MOSFETS**

**Source Drain Diode Ratings and Characteristics**

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	4.5	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	18	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 4.5A, V_{GS} = 0V$	-	-	1.6	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +25^\circ\text{C}, I_F = 4.5A, dI_F/dt = 100A/\mu s$	180	350	760	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +25^\circ\text{C}, I_F = 4.5A, dI_F/dt = 100A/\mu s$	0.96	2.2	4.3	$\mu C$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
 2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$   
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)  
 4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 25mH$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 4.5A$  (See Figure 15)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration






Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 — Typical On-Resistance Vs. Drain Current




Fig. 13 — Maximum Drain Current Vs. Case Temperature




Fig. 14a — Clamped Inductive Test Circuit




Fig. 15a — Unclamped Energy Test Circuit




Fig. 14b — Clamped Inductive Waveforms




Fig. 15b — Unclamped Energy Waveforms




Fig. 16 — Switching Time Test Circuit




Fig. 17 — Gate Charge Test Circuit

August 1991

### Features


- 7A and 8A, 450V - 500V
- $r_{DS(on)} = 0.85\Omega$  and  $1.1\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF840, IRF841, IRF842, and IRF843 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF840R, IRF841R, IRF842R and IRF843R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRF840 IRF840R	IRF841 IRF841R	IRF842 IRF842R	IRF843 IRF843R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	500	450	500	450	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	500	450	500	450	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	8.0	8.0	7.0	7.0	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	5.1	5.1	4.4	4.4	A
Pulsed Drain Current (3) .....	$I_{DM}$	32	32	28	28	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	125	125	125	125	W
Linear Derating Factor .....		1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	32	32	28	28	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$	510	510	510	510	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
  - Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
  - Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
  - $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 14\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 8\text{A}$ . See Figure 15.
- \*R Suffix Types Only

**IRF840, IRF841, IRF842, IRF843 IRF840R, IRF841R, IRF842R, IRF843R**

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF840/842, IRF840R/842R IRF841/843, IRF841R/843R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	500	-	-	V
			450	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	μA
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRF840/841, IRF840R/841R IRF842/843, IRF842R/843R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> × R <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	8.0	-	-	A
			7.0	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF840/841, IRF840R/841R IRF842/843, IRF842R/843R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 4.4A	-	0.8	0.85	Ω
			-	1.0	1.1	Ω
			-	-	-	-
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> ≥ 50V, I <sub>D</sub> = 4.4A	4.9	7.4	-	S(Ω)
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz See Figure 10	-	1225	-	pF
Output Capacitance	C <sub>OSS</sub>		-	200	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	85	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 250V, I <sub>D</sub> ≈ 8A, R <sub>G</sub> = 9.1Ω	-	15	21	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	21	35	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	50	74	ns
Fall Time	t <sub>f</sub>		-	20	30	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 8A, V <sub>DS</sub> = 0.8V Max Rating. See Figure 17 for test circuit.	-	42	63	nC
Gate-Source Charge	Q <sub>gs</sub>	(Gate charge is essentially independent of operating temperature.)	-	7.0	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	22	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	1.0	°C/W
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.5	-	°C/W
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	80	°C/W



**Source Drain Diode Ratings and Characteristics**

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	8.0	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	32	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25°C, I <sub>S</sub> = 8.0A, V <sub>GS</sub> = 100A/μs	-	-	2.0	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 8.0A, dI <sub>F</sub> /dt = 100A/μs	210	475	970	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 8.0A, dI <sub>F</sub> /dt = 100A/μs	2.0	4.6	8.2	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25°C to +150°C

2. Pulse Test: Pulse width < 300μs, Duty Cycle < 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V<sub>DD</sub> = 50V, Start T<sub>J</sub> = +25°C, L = 14mH, R<sub>GS</sub> = 25Ω, I<sub>PEAK</sub> = 8A (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

### Features


- 6.2A and 5.4A, 600V
- $r_{DS(on)} = 1.2\Omega$  and  $1.6\Omega$
- Repetitive Avalanche Ratings
- Simple Drive Requirements
- Ease of Paralleling

### Description

The IRFAC40R and IRFAC42R are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFAC types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFAC40R	IRFAC42R	UNITS
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ .....	$I_D$ 6.2	5.4	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 3.9	3.4	A
Pulsed Drain Current (1) .....	$I_{DM}$ 25	22	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	$P_D$ 125	125	W
Linear Derating Factor .....	1.0	1.0	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (2) (see Figure 14) .....	$E_{as}$ 570	570	mJ
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s) .....	$T_L$ 300	300	$^\circ\text{C}$

#### NOTES:


1. Repetitive Rating: Pulse width limited by maximum junction temperature (see Figure 5).
2.  $V_{DD} = 50\text{V}$ , Starting  $T_J = +25^\circ\text{C}$ ,  $L = 16\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 6.8\text{A}$ .



# Specifications IRFAC40R, IRFAC42R

## Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DS}$ Drain-to-Source Breakdown Voltage	IRFAC40R IRFAC42R	600	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$R_{DS(on)}$ Static Drain-to-Source On-State Resistance <sup>③</sup>	IRFAC40R IRFAC42R	—	0.97 —	1.2 1.6	$\Omega$	$V_{GS} = 10V, I_D = 3.4A$
$I_{D(on)}$ On-State Drain Current <sup>③</sup>	IRFAC40R IRFAC42R	6.2 5.4	—	—	A	$V_{DS} > I_{D(on)} \times R_{DS(on)}$ Max. $V_{GS} = 10V$
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
$g_{fs}$ Forward Transconductance <sup>③</sup>	ALL	4.7	70	—	S( $\Omega$ )	$V_{DS} \geq 50V, I_{DS} = 3.4A$
$I_{DSS}$ Zero Gate Voltage Drain Current	ALL	—	—	250 1000	$\mu A$	$V_{DS} = \text{Max. Rating}, V_{GS} = 0V$ $V_{DS} = 0.8 \times \text{Max. Rating}, V_{GS} = 0V, T_J = 125^\circ\text{C}$
$I_{GSS}$ Gate-to-Source Leakage Forward	ALL	—	—	100	nA	$V_{GS} = 20V$
$I_{GSS}$ Gate-to-Source Leakage Reverse	ALL	—	—	-100	nA	$V_{GS} = -20V$
$Q_g$ Total Gate Charge	ALL	—	40	60	nC	$V_{GS} = 10V, I_D = 6.2A$ $V_{DS} = 0.8 \times \text{Max. Rating}$ See Fig. 16
$Q_{gs}$ Gate-to-Source Charge	ALL	—	5.5	—	nC	(Independent of operating temperature)
$Q_{gd}$ Gate-to-Drain ("Miller") Charge	ALL	—	20	—	nC	(Independent of operating temperature)
$t_{d(on)}$ Turn-On Delay Time	ALL	—	13	20	ns	$V_{DD} = 300V, I_D = 6.2A, R_G = 9.1\Omega$
$t_r$ Rise Time	ALL	—	18	27	ns	$R_D = 47\Omega$
$t_{d(off)}$ Turn-Off Delay Time	ALL	—	55	83	ns	See Fig. 15
$t_f$ Fall Time	ALL	—	20	30	ns	(Independent of operating temperature)
$L_D$ Internal Drain Inductance	ALL	—	5.0	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.
$L_S$ Internal Source Inductance	ALL	—	13	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.
$C_{iss}$ Input Capacitance	ALL	—	1300	—	pF	$V_{GS} = 0V, V_{DS} = 25V$
$C_{oss}$ Output Capacitance	ALL	—	160	—	pF	$f = 1.0\text{MHz}$
$C_{rss}$ Reverse Transfer Capacitance	ALL	—	30	—	pF	See Fig. 10
$R_{thJC}$ Junction-to-Case	ALL	—	—	1.0	$^\circ\text{C/W}$	
$R_{thCS}$ Case-to-Sink	ALL	—	0.12	—	$^\circ\text{C/W}$	Mounting surface flat, smooth, and greased
$R_{thJA}$ Junction-to-Ambient	ALL	—	—	30	$^\circ\text{C/W}$	Typical-socket mount



## Source-Drain Diode Ratings and Characteristics

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
$I_S$ Continuous Source Current (Body Diode)	ALL	—	—	6.2	A	Modified MOSFET symbol showing the integral Reverse p-n junction rectifier.
$I_{SM}$ Pulse Source Current (Body Diode) <sup>①</sup>	ALL	—	—	25	A	
$V_{SD}$ Diode Forward Voltage <sup>③</sup>	ALL	—	—	1.5	V	$T_J = 25^\circ\text{C}, I_S = 6.2A, V_{GS} = 0V$
$t_{rr}$ Reverse Recovery Time	ALL	200	450	940	ns	$T_J = 25^\circ\text{C}, I_F = 6.2A, di/dt = 100A/\mu s$
$Q_{RR}$ Reverse Recovery Charge	ALL	1.8	3.8	7.9	$\mu C$	
$t_{on}$ Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .				

① Repetitive Rating: Pulse width limited by maximum junction temperature (see figure 5).

② @  $V_{DD} = 50V$ , Starting  $T_J = 25^\circ\text{C}$ ,  
 $L = 16\text{mH}, R_G = 25\Omega$ ,  
Peak  $I_L = 6.8A$

③ Pulse width  $\leq 300\mu s$ ; Duty Cycle  $\leq 2\%$

4  
N-CHANNEL  
POWER MOSFETS

# IRFAC40R, IRFAC42R




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

# IRFAC40R, IRFAC42R




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage

4  
N-CHANNEL  
POWER MOSFETS

# IRFAC40R, IRFAC42R




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Unclamped Inductive Test Circuit




Fig. 14b - Unclamped Inductive Waveforms




Fig. 14c - Maximum Avalanche Energy Vs. Starting Junction Temperature




Fig. 15a - Switching Time Test Circuit




Fig. 15b - Switching Time Waveforms

**IRFAC40R, IRFAC42R**




Fig. 16a - Basic Gate Charge Waveform




Fig. 16b - Gate Charge Test Circuit

August 1991

### Features

- 6.2A and 5.4A, 600V
- $r_{DS(on)} = 1.2\Omega$  and  $1.6\Omega$
- Repetitive Avalanche Ratings
- Simple Drive Requirements
- Ease of Paralleling

### Description


The IRFBC40R and IRFBC42R are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFAC types are supplied in the JEDEC TO-220AB steel package.

### Package


TO-220AB

TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFBC40R	IRFBC42R	UNITS
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ ..... $I_D$	6.2	5.4	A
$T_C = +100^\circ\text{C}$ ..... $I_D$	3.9	3.4	A
Pulsed Drain Current (1) ..... $I_{DM}$	25	22	A
Gate-Source Voltage ..... $V_{GS}$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ ..... $P_D$	125	125	W
Linear Derating Factor ..... $\text{W}/^\circ\text{C}$	1.0	1.0	
Single Pulse Avalanche Energy Rating (2) (see Figure 14) ..... $E_{AS}$	570	570	mJ
Operating and Storage Junction Temperature Range	-55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s) ..... $T_L$	300	300	$^\circ\text{C}$

#### NOTES:

1. Repetitive Rating: Pulse width limited by maximum junction temperature (see Figure 5).
2.  $V_{DD} = 50\text{V}$ , Starting  $T_J = +25^\circ\text{C}$ ,  $L = 16\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 6.8\text{A}$ .

## Specifications IRFBC40R, IRFBC42R

### Electrical Characteristics @ T<sub>J</sub> = 25°C (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV <sub>DSS</sub> Drain-to-Source Breakdown Voltage	IRFBC40R IRFBC42R	600	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA
R <sub>DS(on)</sub> Static Drain-to-Source On-State Resistance ③	IRFBC40R IRFBC42R	—	0.97 1.2	1.2 1.6	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 3.4A
I <sub>D(on)</sub> On-State Drain Current ③	IRFBC40R IRFBC42R	6.2 5.4	—	—	A	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)</sub> Max. V <sub>GS</sub> = 10V
V <sub>GS(th)</sub> Gate Threshold Voltage	ALL	2.0	—	4.0	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA
g <sub>fs</sub> Forward Transconductance ③	ALL	4.7	70	—	S(Ω)	V <sub>DS</sub> ≥ 100V, I <sub>DS</sub> = 3.4A
I <sub>DSS</sub> Zero Gate Voltage Drain Current	ALL	—	—	250	μA	V <sub>DS</sub> = Max. Rating, V <sub>GS</sub> = 0V
I <sub>GSS</sub> Gate-to-Source Leakage Forward	ALL	—	—	1000	nA	V <sub>DS</sub> = 0.8 × Max. Rating, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C
I <sub>GSS</sub> Gate-to-Source Leakage Reverse	ALL	—	—	500	nA	V <sub>GS</sub> = 20V
Q <sub>g</sub> Total Gate Charge	ALL	—	40	60	nC	V <sub>GS</sub> = 10V, I <sub>D</sub> = 6.2A
Q <sub>gs</sub> Gate-to-Source Charge	ALL	—	5.5	—	nC	V <sub>DS</sub> = 0.7 × Max. Rating See Fig. 16
Q <sub>gd</sub> Gate-to-Drain ("Miller") Charge	ALL	—	20	—	nC	(Independent of operating temperature)
t <sub>d(on)</sub> Turn-On Delay Time	ALL	—	13	20	ns	V <sub>DD</sub> = 300V, I <sub>D</sub> = 6.2A, R <sub>G</sub> = 9.1Ω
t <sub>r</sub> Rise Time	ALL	—	18	27	ns	R <sub>D</sub> = 47Ω
t <sub>d(off)</sub> Turn-Off Delay Time	ALL	—	55	83	ns	See Fig. 15
t <sub>f</sub> Fall Time	ALL	—	20	30	ns	(Independent of operating temperature)
L <sub>D</sub> Internal Drain Inductance	ALL	—	4.5	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.
L <sub>S</sub> Internal Source Inductance	ALL	—	7.5	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.
C <sub>iss</sub> Input Capacitance	ALL	—	1300	—	pF	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V
C <sub>oss</sub> Output Capacitance	ALL	—	160	—	pF	f = 1.0 MHz
C <sub>rss</sub> Reverse Transfer Capacitance	ALL	—	45	—	pF	See Fig. 10
R <sub>thJC</sub> Junction-to-Case	ALL	—	—	1.0	°C/W	
R <sub>thCS</sub> Case-to-Sink	ALL	—	0.50	—	°C/W	Mounting surface flat, smooth, and greased
R <sub>thJA</sub> Junction-to-Ambient	ALL	—	—	80	°C/W	Typical-socket mount

4  
N-CHANNEL  
POWER MOSFETS



### Source-Drain Diode Ratings and Characteristics

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
I <sub>S</sub> Continuous Source Current (Body Diode)	ALL	—	—	6.2	A	Modified MOSFET symbol showing the integral Reverse p-n junction rectifier.
I <sub>SM</sub> Pulse Source Current (Body Diode) ①	ALL	—	—	25	A	
V <sub>SD</sub> Diode Forward Voltage ③	ALL	—	—	1.5	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 6.2A, V <sub>GS</sub> = 0V
t <sub>rr</sub> Reverse Recovery Time	ALL	200	450	940	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 6.2A, di/dt = 100A/μs
Q <sub>RR</sub> Reverse Recovery Charge	ALL	1.8	3.8	8.0	μC	
t <sub>on</sub> Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .				

① Repetitive Rating: Pulse width limited by maximum junction temperature (see figure 5).

② @ V<sub>DD</sub> = 50V, Starting T<sub>J</sub> = 25°C, L = 16mH, R<sub>G</sub> = 25Ω, Peak I<sub>L</sub> = 6.8A

③ Pulse width ≤ 300μs; Duty Cycle ≤ 2%

# IRFBC40R, IRFBC42R




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics





Fig. 3 - Typical Saturation Characteristics



92CS-43119

Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration



# IRFBC40R, IRFBC42R




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage

# IRFBC40R, IRFBC42R




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Unclamped Inductive Test Circuit




Fig. 14b - Unclamped Inductive Waveforms




Fig. 14c - Maximum Avalanche Energy Vs. Starting Junction Temperature




Fig. 15a - Switching Time Test Circuit




Fig. 15b - Switching Time Waveforms

# IRFBC40R, IRFBC42R




Fig. 16a - Basic Gate Charge Waveform




Fig. 16b - Gate Charge Test Circuit

August 1991

### Features


- 1A and 0.8A, 80V - 100V
- $r_{DS(on)} = 0.6\Omega$  and  $0.8\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFD110, IRFD111, IRFD112, and IRFD113 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFD110R, IRFD111R, IRFD112R, and IRFD113R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin dual-in-line plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFD110 IRFD110R	IRFD111 IRFD111R	IRFD112 IRFD112R	IRFD113 IRFD113R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 100	80	100	80	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 100	80	100	80	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 1.0	1.0	0.8	0.8	A
Pulsed Drain Current .....	$I_{PM}$ 8.0	8.0	6.4	6.4	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ (See Figure 13) .....	$P_D$ 1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13) .....	0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 8.0	8.0	6.4	6.4	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (3) .....	$E_{as}^*$ 19	19	19	19	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .


2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

3.  $V_{DD} = 25\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 28.5\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 1.0\text{A}$ . See Figure 15.

\* R Suffix Types Only

# IRFD110, IRFD111, IRFD112, IRFD113 IRFD110R, IRFD111R, IRFD112R, IRFD113R

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFD110/112, IRFD110R/112R IRFD111/113, IRFD111R/113R	$V_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	100	-	-	V	
			80	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = 20V$	-	-	500	nA	
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = -20V$	-	-	-500	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$ $V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V,$ $T_J = +125^\circ\text{C}$	-	-	250	$\mu A$	
			-	-	1000	$\mu A$	
On-State Drain Current (Note 2) IRFD110/111, IRFD110R/111R IRFD112/113, IRFD112R/113R	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	1.0	-	-	A	
			0.8	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFD110/111, IRFD110R/111R IRFD112/113, IRFD112R/113R	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 0.8A$	-	0.5	0.6	$\Omega$	
			-	0.6	0.8	$\Omega$	
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 0.8A$	0.8	1.2	-	S(V)	
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 10	-	135	-	pF	
Output Capacitance	$C_{OSS}$		-	80	-	pF	
Reverse Transfer Capacitance	$C_{RSS}$		-	20	-	pF	
Turn-On Delay Time	$t_{d(ON)}$		$V_{DD} \approx 0.5BV_{DSS}, I_D = 1.0A, R_G = 9.1\Omega$	-	10	20	ns
Rise Time	$t_r$	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	15	25	ns	
Turn-Off Delay Time	$t_{d(OFF)}$		-	15	25	ns	
Fall Time	$t_f$		-	10	20	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$	$V_{GS} = 10V, I_D = 1.0A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	5.0	7.0	nC	
Gate-Source Charge	$Q_{GS}$		-	2.0	-	nC	
Gate-Drain ("Miller") Charge	$Q_{GD}$		-	7.0	-	nC	
Internal Drain Inductance	$L_D$	Measured from the drain lead, 2.0mm (0.08 in.) from package to center of die.		-	4.0	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 2.0mm (0.08") from package to source bonding pad.		-	6.0	-	nH
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	120	$^\circ\text{C/W}$	

4  
N-CHANNEL  
POWER MOSFETS

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	1.0	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	8.0	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_J = +25^\circ\text{C}, I_S = 1.0A, V_{GS} = 0V$	-	-	2.5	V
Reverse Recovery Time	$t_{rr}$	$T_J = +150^\circ\text{C}, I_F = 1.0A, dI_F/dt = 100A/\mu s$	-	100	-	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +150^\circ\text{C}, I_F = 1.0A, dI_F/dt = 100A/\mu s$	-	0.2	-	$\mu C$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3.  $V_{DD} = 25V$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 28.5mH$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 1.0A$ . (See Figure 15.)




Fig. 1 – Typical Output Characteristics




Fig. 2 – Typical Transfer Characteristics




Fig. 3 – Typical Saturation Characteristics




Fig. 4 – Maximum Safe Operating Area




Fig. 5 – Typical Transconductance Vs. Drain Current




Fig. 6 – Typical Source-Drain Diode Forward Voltage




Fig. 7 - Breakdown Voltage Vs. Temperature




Fig. 8 - Normalized On-Resistance Vs. Temperature




Fig. 9 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 10 - Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 11 - Typical On-Resistance Vs. Drain Current




Fig. 12 - Maximum Drain Current Vs. Case Temperature




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit



August 1991

### Features


- 1.3A and 1.1A, 80V - 100V
- $r_{DS(on)} = 0.30\Omega$  and  $0.40\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFD120, IRFD121, IRFD122, and IRFD123 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFD120R, IRFD121R, IRFD122R, and IRFD123R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin dual-in-line plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFD120 IRFD120R	IRFD121 IRFD121R	IRFD122 IRFD122R	IRFD123 IRFD123R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 100	80	100	80	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 100	80	100	80	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 1.3	1.3	1.1	1.1	A
Pulsed Drain Current .....	$I_{DM}$ 5.2	5.2	4.4	4.4	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ (See Figure 13) .....	$P_D$ 1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13) .....	0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 5.2	5.2	4.4	4.4	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (3) .....	$E_{as}^*$ 36	36	36	36	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- $V_{DD} = 25\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 32\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 1.3\text{A}$ . See Figure 15.

\* R Suffix Types Only

# IRFD120, IRFD121, IRFD122, IRFD123 IRFD120R, IRFD121R, IRFD122R, IRFD123R

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFD120/122, IRFD120R/122R IRFD121/123, IRFD121R/123R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	100	-	-	V	
			80	-	-	V	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	500	nA	
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-500	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	1000	$\mu A$	
On-State Drain Current (Note 2) IRFD120/121, IRFD120R/121R IRFD122/123, IRFD122R/123R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	1.3	-	-	A	
			1.1	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFD120/121, IRFD120R/121R IRFD122/123, IRFD122R/123R	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 0.6A$	-	0.25	0.30	$\Omega$	
			-	0.30	0.40	$\Omega$	
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 0.6A$	0.9	1.0	-	S( $\bar{V}$ )	
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	450	-	pF	
Output Capacitance	C <sub>OSS</sub>	See Figure 9	-	200	-	pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	50	-	pF	
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} \approx 0.5BV_{DSS}, I_D = 1.3A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	20	40	ns	
Rise Time	t <sub>r</sub>		-	35	70	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	50	100	ns	
Fall Time	t <sub>f</sub>		-	35	70	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>		$V_{GS} = 10V, I_D = 1.3A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	11	15	nC
Gate-Source Charge	Q <sub>gs</sub>		-	6.0	-	nC	
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	5.0	-	nC	
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 2.0mm (0.08 in.) from package to center of die.		-	4.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 2.0mm (0.08") from package to source bonding pad.		-	6.0	-	nH
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	120	$^\circ\text{C/W}$	

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	1.3	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	5.2	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 1.3A, V_{GS} = 0V$	-	-	2.5	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +150^\circ\text{C}, I_F = 1.3A, dI_F/dt = 100A/\mu s$	-	280	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +150^\circ\text{C}, I_F = 1.3A, dI_F/dt = 100A/\mu s$	-	1.6	-	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3.  $V_{DD} = 25V$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 32\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 1.3A$ . (See Figure 15.)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Typical Transconductance Vs. Drain Current




Fig. 6 - Typical Source-Drain Diode Forward Voltage




Fig. 7 – Breakdown Voltage Vs. Temperature




Fig. 8 – Normalized On-Resistance Vs. Temperature




Fig. 9 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 10 – Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 11 – Typical On-Resistance Vs. Drain Current




Fig. 12 – Maximum Drain Current Vs. Case Temperature




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

4  
N-CHANNEL  
POWER MOSFETS

# IRFD1Z0, IRFD1Z1 IRFD1Z2, IRFD1Z3

## N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

### Features


- 0.4A and 0.5A, 60V - 100V
- $r_{DS(on)} = 2.4\Omega$  and  $3.2\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The IRFD1Z0, IRFD1Z1, IRFD1Z2, and IRFD1Z3 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin DIP package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRFD1Z0	IRFD1Z1	IRFD1Z2	IRFD1Z3	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 100	60	100	60	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 100	60	100	60	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 0.5	0.5	0.4	0.4	A
Pulsed Drain Current .....	$I_{DM}$ 4.0	4.0	3.2	3.2	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ (See Figure 13) .....	$P_D$ 1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13) .....	0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 4.0	4.0	3.2	3.2	A
(See Figures 14 and 15, L 100 $\mu\text{H}$ )					
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

# Specifications IRFD120, IRFD121, IRFD122, IRFD123


## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions	
BV <sub>DSS</sub> Drain - Source Breakdown Voltage	IRFD120, 2	100	—	—	V	$V_{GS} = 0\text{V}$ $I_D = 250\mu\text{A}$	
	IRFD121, 3	60	—	—	V		
V <sub>GS(th)</sub> Gate Threshold Voltage	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS}$ , $I_D = 250\mu\text{A}$	
I <sub>GSS</sub> Gate - Source Leakage Forward	ALL	—	—	500	nA	$V_{GS} = 20\text{V}$	
I <sub>GSS</sub> Gate - Source Leakage Reverse	ALL	—	—	-500	nA	$V_{GS} = -20\text{V}$	
I <sub>DSS</sub> Zero Gate Voltage Drain Current	ALL	—	—	250	$\mu\text{A}$	$V_{DS} = \text{Max. Rating}$ , $V_{GS} = 0\text{V}$	
		—	—	1000	$\mu\text{A}$	$V_{DS} = \text{Max. Rating} \times 0.8$ , $V_{GS} = 0\text{V}$ , $T_C = 125^\circ\text{C}$	
I <sub>D(on)</sub> On-State Drain Current ②	IRFD120, 1	0.5	—	—	A	$V_{DS} > I_{D(on)} \times R_{DS(on)}$ max., $V_{GS} = 10\text{V}$	
	IRFD122, 3	0.4	—	—	A		
R <sub>DS(on)</sub> Static Drain-Source On-State Resistance ②	IRFD120, 1	—	2.2	2.4	$\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 0.25\text{A}$	
	IRFD122, 3	—	2.8	3.2	$\Omega$		
g <sub>fs</sub> Forward Transconductance ②	ALL	0.25	0.35	—	S (Ω)	$V_{DS} > I_{D(on)} \times R_{DS(on)}$ max., $I_D = 0.25\text{A}$	
C <sub>iss</sub> Input Capacitance	ALL	—	50	—	pF	$V_{GS} = 0\text{V}$ , $V_{DS} = 25\text{V}$ , $f = 1.0\text{MHz}$ See Fig. 9	
C <sub>oss</sub> Output Capacitance	ALL	—	20	—	pF		
C <sub>rss</sub> Reverse Transfer Capacitance	ALL	—	5.0	—	pF		
t <sub>d(on)</sub> Turn-On Delay Time	ALL	—	10	20	ns	$V_{DD} = 0.5\text{BV}_{DSS}$ , $I_D = 0.25\text{A}$ , $Z_\theta = 50\Omega$	
t <sub>r</sub> Rise Time	ALL	—	15	25	ns	See Fig. 16	
t <sub>d(off)</sub> Turn-Off Delay Time	ALL	—	15	25	ns	(MOSFET switching times are essentially independent of operating temperature.)	
t <sub>f</sub> Fall Time	ALL	—	10	20	ns		
Q <sub>g</sub> Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	2.0	3.0	nC	$V_{GS} = 10\text{V}$ , $I_D = 1.2\text{A}$ , $V_{DS} = 0.8\text{Max. Rating}$ . See Fig. 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Q <sub>gs</sub> Gate-Source Charge	ALL	—	1.0	—	nC		
Q <sub>gd</sub> Gate-Drain ("Miller") Charge	ALL	—	1.0	—	nC		
L <sub>D</sub> Internal Drain Inductance	ALL	—	4.0	—	nH	Measure from the drain lead, 2.0mm (0.08 in.) from package to center of die.	Modified MOSFET symbol showing the internal device inductances. 
L <sub>S</sub> Internal Source Inductance	ALL	—	6.0	—	nH	Measured from the source lead, 2.0mm (0.08 in.) from package to source bonding pad.	

### Thermal Resistance

R <sub>thJA</sub> Junction-to-Ambient	ALL	—	—	120	$^\circ\text{C/W}$	Free Air Operation
---------------------------------------	-----	---	---	-----	--------------------	--------------------

### Source-Drain Diode Ratings and Characteristics

I <sub>S</sub> Continuous Source Current (Body Diode)	IRFD120, 1	—	—	0.5	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		
	IRFD122, 3	—	—	0.4	A			
I <sub>SM</sub> Pulse Source Current (Body Diode)	IRFD120, 1	—	—	4.0	A			
	IRFD122, 3	—	—	3.2	A			
V <sub>SD</sub> Diode Forward Voltage ②	IRFD120, 1	—	—	1.4	V	$T_A = 25^\circ\text{C}$ , $I_S = 0.5\text{A}$ , $V_{GS} = 0\text{V}$		
	IRFD122, 3	—	—	1.3	V	$T_A = 25^\circ\text{C}$ , $I_S = 0.4\text{A}$ , $V_{GS} = 0\text{V}$		
t <sub>rr</sub> Reverse Recovery Time	ALL	—	100	—	ns	$T_J = 150^\circ\text{C}$ , $I_F = 0.5\text{A}$ , $dI_F/dt = 100\text{A}/\mu\text{s}$		
Q <sub>RR</sub> Reverse Recovered Charge	ALL	—	0.2	—	$\mu\text{C}$	$T_J = 150^\circ\text{C}$ , $I_F = 0.5\text{A}$ , $dI_F/dt = 100\text{A}/\mu\text{s}$		
t <sub>on</sub> Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .						

①  $T_J = 25^\circ\text{C}$  to  $150^\circ\text{C}$ .    ② Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

**4**  
**N-CHANNEL**  
**POWER MOSFETS**

# IRFD1Z0, IRFD1Z1, IRFD1Z2, IRFD1Z3




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Typical Transconductance Vs. Drain Current






Fig. 6 - Typical Source-Drain Diode Forward Voltage




**IRFD120, IRFD121, IRFD122, IRFD123**




**Fig. 7 – Breakdown Voltage Vs. Temperature**




**Fig. 8 – Normalized On-Resistance Vs. Temperature**




**Fig. 9 – Typical Capacitance Vs. Drain-to-Source Voltage**



**Fig. 10 – Typical Gate Charge Vs. Gate-to-Source Voltage**



**Fig. 11 – Typical On-Resistance Vs. Drain Current**



**Fig. 12 – Maximum Drain Current Vs. Case Temperature**

IRFD120, IRFD121, IRFD122, IRFD123




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14 - Clamped Inductive Test Circuit




Fig. 15 - Clamped Inductive Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

### Features


- 0.6A and 0.45A, 150V - 200V
- $r_{DS(on)} = 1.5\Omega$  and  $2.4\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFD210, IRFD211, IRFD212, and IRFD213 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFD210R, IRFD211R, IRFD212R, and IRFD213R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin dual-in-line plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFD210 IRFD210R	IRFD211 IRFD211R	IRFD212 IRFD212R	IRFD213 IRFD213R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 200	150	200	150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 0.6	0.6	0.45	0.45	A
Pulsed Drain Current .....	$I_{DM}$ 2.5	2.5	1.8	1.8	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ (See Figure 13) .....	$P_D$ 1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13) .....	0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 2.5	2.5	1.8	1.8	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Rating (3) .....	$E_{AS}^*$ 30	30	30	30	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .

2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

3.  $V_{DD} = 20\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 112.7\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 2.2\text{A}$ . See Figure 15.

\* R Suffix Types Only

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFD210/212, IRFD210R/212R IRFD211/213, IRFD211R/213R	BV <sub>DSS</sub>	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	200	-	-	V
			150	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20\text{V}$	-	-	500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20\text{V}$	-	-	-500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	$\mu\text{A}$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_C = +125^\circ\text{C}$	-	-	1000	$\mu\text{A}$
On-State Drain Current (Note 2) IRFD210/211, IRFD210R/211R IRFD212/213, IRFD212R/213R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10\text{V}$	0.6	-	-	A
			0.45	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFD210/211, IRFD210R/211R IRFD212/213, IRFD212R/213R	r <sub>DS(ON)</sub>	$V_{GS} = 10\text{V}, I_D = 0.3\text{A}$	-	1.0	1.5	$\Omega$
			-	1.5	2.4	$\Omega$
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 0.3\text{A}$	0.5	0.8	-	S(V)
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$	-	135	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 9	-	60	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	16	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} \approx 0.5BV_{DSS}, I_D = 0.6\text{A}, R_G = 9.1\Omega$	-	8.0	15	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	15	25	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	10	15	ns
Fall Time	t <sub>f</sub>		-	8.0	15	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = 10\text{V}, I_D = 0.6\text{A}, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	5.0	7.5	nC
Gate-Source Charge	Q <sub>gs</sub>		-	2.0	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	3.0	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 2.0mm (0.08 in.) from package to center of die.	-	4.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 2.0mm (0.08") from package to source bonding pad.	-	6.0	-	nH
		Modified MOSFET symbol showing the internal device inductances.				
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	120	$^\circ\text{C/W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	0.6	A
Pulse Source Current (Body Diode)	I <sub>SM</sub>		-	-	2.5	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 0.6\text{A}, V_{GS} = 0\text{V}$	-	-	2.0	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +150^\circ\text{C}, I_F = 0.6\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	290	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +150^\circ\text{C}, I_F = 0.6\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	2.0	-	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$

3.  $V_{DD} = 20\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 112.7\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 2.2\text{A}$ . (See Figure 15.)




Fig. 1 – Typical Output Characteristics




Fig. 2 – Typical Transfer Characteristics




Fig. 3 – Typical Saturation Characteristics




Fig. 4 – Maximum Safe Operating Area




Fig. 5 – Typical Transconductance Vs. Drain Current




Fig. 6 – Typical Source-Drain Diode Forward Voltage




Fig. 7 - Breakdown Voltage Vs. Temperature




Fig. 8 - Normalized On-Resistance Vs. Temperature




Fig. 9 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 10 - Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 11 - Typical On-Resistance Vs. Drain Current




Fig. 12 - Maximum Drain Current Vs. Case Temperature




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

### Features


- 0.7A and 0.8A, 150V - 200V
- $r_{DS(on)} = 0.8\Omega$  and  $1.2\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFD220, IRFD221, IRFD222, and IRFD223 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFD220R, IRFD221R, IRFD222R, and IRFD223R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin dual-in-line plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFD220 IRFD220R	IRFD221 IRFD221R	IRFD222 IRFD222R	IRFD223 IRFD223R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	200	150	200	150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	200	150	200	150	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	0.8	0.8	0.7	0.7	A
Pulsed Drain Current .....	$I_{DM}$	6.4	6.4	5.6	5.6	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ (See Figure 13) .....	$P_D$	1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13) .....		0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	6.4	6.4	5.6	5.6	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (3) .....	$E_{as}^*$	85	85	85	85	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .


2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

3.  $V_{DD} = 25\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 12.62\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 3.5\text{A}$ . See Figure 15.

\* R Suffix Types Only



Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRFD220/222, IRFD220R/222R IRFD221/223, IRFD221R/223R	BV <sub>DSS</sub>	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	200	-	-	V		
			150	-	-	V		
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V		
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = 20\text{V}$	-	-	500	nA		
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = -20\text{V}$	-	-	-500	nA		
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	$\mu\text{A}$		
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_C = +125^\circ\text{C}$	-	-	1000	$\mu\text{A}$		
On-State Drain Current (Note 2) IRFD220/221, IRFD220R/221R IRFD222/223, IRFD222R/223R	$I_D(ON)$	$V_{DS} > I_D(ON) \times r_{DS(ON)} \text{ Max}, V_{GS} = 10\text{V}$	0.8	-	-	A		
			0.7	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRFD220/221, IRFD220R/221R IRFD222/223, IRFD222R/223R	$r_{DS(ON)}$	$V_{GS} = 10\text{V}, I_D = 0.4\text{A}$	-	0.5	0.8	$\Omega$		
			-	0.8	1.2	$\Omega$		
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} > I_D(ON) \times r_{DS(ON)} \text{ Max}, I_D = 0.4\text{A}$	0.5	1.1	-	S(V)		
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$	-	450	-	pF		
Output Capacitance	$C_{OSS}$	See Figure 9	-	150	-	pF		
Reverse Transfer Capacitance	$C_{RSS}$		-	40	-	pF		
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} \approx 0.5BV_{DSS}, I_D = 0.8\text{A}, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	20	40	ns		
Rise Time	$t_r$		-	30	60	ns		
Turn-Off Delay Time	$t_{d(OFF)}$		-	50	100	ns		
Fall Time	$t_f$		-	30	60	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$		$V_{GS} = 10\text{V}, I_D = 0.8\text{A}, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit.	-	11	15	nC	
Gate-Source Charge	$Q_{gs}$	(Gate charge is essentially independent of operating temperature.)	-	6.0	-	nC		
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	5.0	-	nC		
Internal Drain Inductance	$L_D$	Measured from the drain lead, 2.0mm (0.08 in.) from package to center of die.			-	4.0	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 2.0mm (0.08") from package to source bonding pad.			-	6.0	-	nH
Junction-to-Case	$R_{\theta JC}$	Free air operation	-	-	120	$^\circ\text{C/W}$		

4  
N-CHANNEL  
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	0.8	A
Pulse Source Current (Body Diode)	$I_{SM}$		-	-	6.4	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_J = +25^\circ\text{C}, I_S = 0.8\text{A}, V_{GS} = 0\text{V}$	-	-	2.0	V
Reverse Recovery Time	$t_{rr}$	$T_J = +150^\circ\text{C}, I_F = 0.8\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	150	-	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +150^\circ\text{C}, I_F = 0.8\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	0.6	-	$\mu\text{C}$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
- $V_{DD} = 25\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 12.62\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 3.5\text{A}$ . (See Figure 15.)




Fig. 1 – Typical Output Characteristics




Fig. 2 – Typical Transfer Characteristics




Fig. 3 – Typical Saturation Characteristics




Fig. 4 – Maximum Safe Operating Area




Fig. 5 – Typical Transconductance Vs. Drain Current




Fig. 6 – Typical Source-Drain Diode Forward Voltage




Fig. 7 - Breakdown Voltage Vs. Temperature




Fig. 8 - Normalized On-Resistance Vs. Temperature




Fig. 9 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 10 - Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 11 - Typical On-Resistance Vs. Drain Current




Fig. 12 - Maximum Drain Current Vs. Case Temperature




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

# IRFD2Z0, IRFD2Z1 IRFD2Z2, IRFD2Z3

N-Channel Enhancement-Mode  
Power Field-Effect Transistors

August 1991

### Features


- 0.30A and 0.32A, 150V - 200V
- $r_{DS(on)} = 5.0\Omega$  and  $6.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The IRFD2Z0, IRFD2Z1, IRFD2Z2, and IRFD2Z3 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin DIP package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRFD2Z0	IRFD2Z1	IRFD2Z2	IRFD2Z3	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	200	150	200	150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	200	150	200	150	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	0.32	0.32	0.30	0.30	A
Pulsed Drain Current .....	$I_{DM}$	1.5	1.5	1.4	1.4	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ (See Figure 13) .....	$P_D$	1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13) .....		0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped (3) .....	$I_{LM}$	1.5	1.5	1.4	1.4	A
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- 3 See Figures 14 and 15.  $L = 100\mu\text{H}$

# Specifications IRFD2Z0, IRFD2Z1, IRFD2Z2, IRFD2Z3


## ELECTRICAL CHARACTERISTICS At Case Temperature ( $T_c$ ) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS	
Drain-Source Breakdown Voltage $BV_{DSS}$	IRFD2Z0 IRFD2Z2	200	—	—	V	$V_{GS} = 0\text{ V}$ $I_D = 250\ \mu\text{A}$	
	IRFD2Z1 IRFD2Z3	150	—	—	V		
Gate Threshold Voltage $V_{GS(th)}$	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS}$ , $I_D = 250\ \mu\text{A}$	
Gate-Source Leakage Forward $I_{GSS}$	ALL	—	—	500	nA	$V_{GS} = 20\text{ V}$	
Gate-Source Leakage Reverse $I_{GSS}$	ALL	—	—	-500	nA	$V_{GS} = -20\text{ V}$	
Zero-Gate Voltage Drain Current $I_{DSS}$	ALL	—	—	250	$\mu\text{A}$	$V_{DS} = \text{Max. Rating}$ , $V_{GS} = 0\text{ V}$	
		—	—	1000	$\mu\text{A}$	$V_{DS} = \text{Max. Rating} \times 0.8$ , $V_{GS} = 0\text{ V}$ , $T_c = 125^\circ\text{C}$	
On-State Drain Current $I_{D(on)}$ <sup>ⓐ</sup>	IRFD2Z0 IRFD2Z1	0.32	—	—	A	$V_{DS} > I_{D(on)} \times r_{DS(on)\text{ max}}$ , $V_{GS} = -10\text{ V}$	
	IRFD2Z2 IRFD2Z3	0.30	—	—	A		
Static Drain-Source On-State Resistance $r_{DS(on)}$ <sup>ⓐ</sup>	IRFD2Z0 IRFD2Z1	—	4.6	5.0	$\Omega$	$V_{GS} = 10\text{ V}$ , $I_D = 0.15\text{ A}$	
	IRFD2Z2 IRFD2Z3	—	5.7	6.5	$\Omega$		
Forward Transconductance $g_{fs}$ <sup>ⓐ</sup>	ALL	0.06	0.11	—	S( $\Omega$ )	$V_{DS} > I_{D(on)} \times r_{DS(on)\text{ max}}$ , $I_D = 0.15\text{ A}$	
Input Capacitance $C_{iss}$	ALL	—	37	—	pF	$V_{GS} = 0\text{ V}$ , $V_{DS} = 25\text{ V}$ , $f = 1.0\text{ MHz}$ See Fig. 9	
Output Capacitance $C_{oss}$	ALL	—	15	—	pF		
Reverse Transfer Capacitance $C_{rss}$	ALL	—	4.0	—	pF		
Turn-On Delay Time $t_{d(on)}$	ALL	—	15	—	ns	$V_{DD} \approx 0.5 BV_{DSS}$ , $I_D = 0.15\text{ A}$ , $Z_o = 50\ \Omega$ See Fig. 16 (MOSFET switching times are essentially independent of operating temperature.)	
Rise Time $t_r$	ALL	—	10	—	ns		
Turn-Off Delay Time $t_{d(off)}$	ALL	—	22	—	ns		
Fall Time $t_f$	ALL	—	28	—	ns		
Total Gate Charge (Gate-Source Plus Gate-Drain) $Q_g$	ALL	—	2.5	4.0	nC	$V_{GS} = 10\text{ V}$ , $I_D = 1.5\text{ A}$ , $V_{DS} = 0.8\text{ V Max. Rating}$ . See Fig. 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Gate-Source Charge $Q_{gs}$	ALL	—	1.5	—	nC		
Gate-Drain ("Miller") Charge $Q_{gd}$	ALL	—	1.5	—	nC		
Internal Drain Inductance $L_D$	ALL	—	4.0	—	nH	Measured from the drain lead, 2.0 mm (0.08 in.) from package to center of die.	Modified MOSFET symbol showing the internal device inductances. 
Internal Source Inductance $L_S$	ALL	—	6.0	—	nH	Measured from the source lead, 2.0 mm (0.08 in.) from package to source bonding pad.	

## THERMAL RESISTANCE

Junction-to-Ambient $R_{\theta JA}$	ALL	—	—	120	$^\circ\text{C/W}$	Free Air Operation
-------------------------------------	-----	---	---	-----	--------------------	--------------------

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Continuous Source Current (Body Diode) $I_S$	IRFD2Z0 IRFD2Z1	—	—	0.32	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
	IRFD2Z2 IRFD2Z3	—	—	0.30	A	
Pulse Source Current (Body Diode) $I_{SM}$	IRFD2Z0 IRFD2Z1	—	—	1.5	A	
	IRFD2Z2 IRFD2Z3	—	—	1.4	A	
Diode Forward Voltage $V_{SD}$ <sup>ⓐ</sup>	IRFD2Z0 IRFD2Z1	—	—	1.3	V	$T_c = 25^\circ\text{C}$ , $I_S = 0.32\text{ A}$ , $V_{GS} = 0\text{ V}$
	IRFD2Z2 IRFD2Z3	—	—	1.3	V	$T_c = 25^\circ\text{C}$ , $I_S = 0.30\text{ A}$ , $V_{GS} = 0\text{ V}$
Reverse Recovery Time $t_{rr}$	ALL	—	125	—	ns	$T_J = 150^\circ\text{C}$ , $I_F = 0.30\text{ A}$ , $dI_F/dt = 100\text{ A}/\mu\text{s}$
Reverse Recovered Charge $Q_{RR}$	ALL	—	0.2	—	$\mu\text{C}$	$T_J = 150^\circ\text{C}$ , $I_F = 0.30\text{ A}$ , $dI_F/dt = 100\text{ A}/\mu\text{s}$
Forward Turn-on Time $t_{on}$	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .				

<sup>ⓐ</sup>  $T_J = 25^\circ\text{C}$  to  $150^\circ\text{C}$ .

<sup>ⓑ</sup> Pulse Test: Pulse width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

<sup>ⓒ</sup> (See Fig. 14 and 15)  $L = 100\ \mu\text{H}$

# IRFD220, IRFD221, IRFD222, IRFD223




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Typical Transconductance Vs. Drain Current




Fig. 6 - Typical Source-Drain Diode Forward Voltage

4  
N-CHANNEL  
POWER MOSFETS

IRFD220, IRFD221, IRFD222, IRFD223




Fig. 7 - Breakdown Voltage Vs. Temperature




Fig. 8 - Normalized On-Resistance Vs. Temperature




Fig. 9 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 10 - Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 11 - Typical On-Resistance Vs. Drain Current




Fig. 12 - Maximum Drain Current Vs. Case Temperature



IRFD2Z0, IRFD2Z1, IRFD2Z2, IRFD2Z3




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14 - Clamped Inductive Test Circuit




Fig. 15 - Clamped Inductive Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

### Features


- 0.3A and 0.4A, 350V - 400V
- $r_{DS(on)} = 3.6\Omega$  and  $5.0\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFD310, IRFD311, IRFD312, and IRFD313 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFD310R, IRFD311R, IRFD312R, and IRFD313R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin dual-in-line plastic package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFD310 IRFD310R	IRFD311 IRFD311R	IRFD312 IRFD312R	IRFD313 IRFD313R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	400	350	400	350	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	400	350	400	350	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	0.4	0.4	0.3	0.3	A
Pulsed Drain Current (3) .....	$I_{DM}$	1.6	1.6	1.2	1.2	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ (See Figure 14) .....	$P_D$	1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13) .....		0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	1.6	1.6	1.2	1.2	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}^*$	45	45	45	45	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 15).

4.  $V_{DD} = 40\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 44.89\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 1.4\text{A}$ . See Figure 15.

\* R Suffix Types Only

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRFD310/312, IRFD310R/312R IRFD311/313, IRFD311R/313R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250 $\mu$ A	400	-	-	V		
			350	-	-	V		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 $\mu$ A	2.0	-	4.0	V		
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	500	nA		
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-500	nA		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	$\mu$ A		
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = +125 $^\circ$ C	-	-	1000	$\mu$ A		
On-State Drain Current (Note 2) IRFD310/311, IRFD310R/311R IRFD312/313, IRFD312R/313R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	0.4	-	-	A		
			0.3	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRFD310/311, IRFD310R/311R IRFD312/313, IRFD312R/313R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 0.2A	-	3.3	3.6	$\Omega$		
			-	3.6	5.0	$\Omega$		
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, I <sub>D</sub> = 0.2A	0.5	1.2	-	S( $\bar{I}$ )		
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	135	-	pF		
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	35	-	pF		
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	8.0	-	pF		
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> $\approx$ 0.5BV <sub>DSS</sub> , I <sub>D</sub> = 0.4A, R <sub>G</sub> = 9.1 $\Omega$ See Figure 17. (MOSFET switching times are essentially independent of operating temperature)	-	3.0	10	ns		
Rise Time	t <sub>r</sub>		-	10	20	ns		
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	5.0	10	ns		
Fall Time	t <sub>f</sub>		-	8.0	15	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 0.4A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	6.0	7.5	nC		
Gate-Source Charge	Q <sub>gs</sub>		-	3.0	-	nC		
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	3.0	-	nC		
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 2.0mm (0.08 in.) from package to center of die.			-	4.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 2.0mm (0.08") from package to source bonding pad.			-	6.0	-	nH
Junction-to-Ambient	R <sub>0JA</sub>	Free air operation	-	-	120	$^\circ\text{C/W}$		

4  
N-CHANNEL  
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	0.4	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	1.6	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25 $^\circ\text{C}$ , I <sub>S</sub> = 1.6A, V <sub>GS</sub> = 0V	-	-	1.6	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +150 $^\circ\text{C}$ , I <sub>F</sub> = 1.6A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	-	380	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +150 $^\circ\text{C}$ , I <sub>F</sub> = 1.6A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	-	2.7	-	$\mu$ C
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES:

- T<sub>J</sub> = +25 $^\circ\text{C}$  to +150 $^\circ\text{C}$
- Pulse Test: Pulse width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2%
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- V<sub>DD</sub> = 40V, starting T<sub>J</sub> = +25 $^\circ\text{C}$ , L = 44.89mH, R<sub>GS</sub> = 50 $\Omega$ , I<sub>P</sub>PEAK = 1.4A. (See Figure 15.)




Fig. 1 — Typical Output Characteristics




Fig. 2 — Typical Transfer Characteristics




Fig. 3 — Typical Saturation Characteristics




Fig. 4 — Maximum Safe Operating Area




Fig. 5 — Typical Transconductance vs. Drain Current




Fig. 6 — Typical Source-Drain Diode Forward Voltage




Fig. 7 — Breakdown Voltage Vs. Temperature




Fig. 8 — Normalized On-Resistance Vs. Temperature




Fig. 9 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 10 — Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 11 — Typical On-Resistance Vs. Drain Current




Fig. 12 — Maximum Drain Current Vs. Case Temperature




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14a - Clamped Inductive Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15a - Unclamped Energy Test Circuit




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

### Features


- 0.5A and 0.4A, 350V - 400V
- $r_{DS(on)} = 1.8\Omega$  and  $2.5\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFD320, IRFD332, IRFD322, and IRFD323 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFD320R, IRFD332R, IRFD322R, and IRFD323R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin dual-in-line plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRFD320 IRFD320R	IRFD332 IRFD332R	IRFD322 IRFD322R	IRFD323 IRFD323R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	400	350	400	350	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	400	350	400	350	V
Continuous Drain Current $T_C = +25^\circ\text{C}$ .....	$I_D$	0.5	0.5	0.4	0.4	A
Pulsed Drain Current (3) .....	$I_{DM}$	2.0	2.0	1.6	1.6	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$ (See Figure 13) .....	$P_D$	1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13) .....		0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped (See Figure 14, $L = 100\mu\text{H}$ ) .....	$I_{LM}$	2.0	2.0	1.6	1.6	A
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$	100	100	100	100	mJ
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s) .....	$T_L$	300	300	300	300	$^\circ\text{C}$

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 40\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 29.09\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 2.5\text{A}$ . See Figure 15.

\* R Suffix Types Only

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRFD320/322, IRFD320R/322R IRFD321/323, IRFD321R/323R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	400	-	-	V		
			350	-	-	V		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V		
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	500	nA		
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-500	nA		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$		
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	1000	$\mu A$		
On-State Drain Current (Note 2) IRFD320/321, IRFD320R/321R IRFD322/323, IRFD322R/323R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	0.5	-	-	A		
			0.4	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRFD320/321, IRFD320R/321R IRFD322/323, IRFD322R/323R	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 0.25A$	-	1.5	1.8	$\Omega$		
			-	1.8	2.5	$\Omega$		
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 0.25A$	1.0	2.0	-	S(V)		
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	455	-	pF		
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	100	-	pF		
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	20	-	pF		
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} \approx 0.5BV_{DSS}, I_D = 0.5A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	20	40	ns		
Rise Time	t <sub>r</sub>		-	25	50	ns		
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	50	100	ns		
Fall Time	t <sub>f</sub>		-	25	50	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>		$V_{GS} = 10V, I_D = 0.5A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	12	15	nC	
Gate-Source Charge	Q <sub>gs</sub>		-	6.0	-	nC		
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	6.0	-	nC		
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 2.0mm (0.08 in.) from package to center of die.			-	4.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 2.0mm (0.08") from package to source bonding pad.			-	6.0	-	nH
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	120	$^\circ\text{C/W}$		

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	0.5	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	2.0	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 2.0A, V_{GS} = 0V$	-	-	1.6	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +150^\circ\text{C}, I_F = 2.0A, dI_F/dt = 100A/\mu s$	-	450	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +150^\circ\text{C}, I_F = 2.0A, dI_F/dt = 100A/\mu s$	-	3.1	-	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
- Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 40V$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 29.09\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 2.5A$ . (See Figure 15.)






Fig. 1 — Typical Output Characteristics




Fig. 2 — Typical Transfer Characteristics




Fig. 3 — Typical Saturation Characteristics




Fig. 4 — Maximum Safe Operating Area




Fig. 5 — Typical Transconductance Vs. Drain Current




Fig. 6 — Typical Source-Drain Diode Forward Voltage




Fig. 7 — Breakdown Voltage Vs. Temperature




Fig. 8 — Normalized On-Resistance Vs. Temperature




Fig. 9 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 10 — Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 11 — Typical On-Resistance Vs. Drain Current




Fig. 12 — Maximum Drain Current Vs. Case Temperature




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

### Features


- 3.0A and 3.5A, 80V - 100V
- $r_{DS(on)} = 0.6\Omega$  and  $0.8\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFF110, IRFF111, IRFF112, and IRFF113 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF110R, IRFF111R, IRFF112R, and IRFF113R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFF110 IRFF110R	IRFF111 IRFF111R	IRFF112 IRFF112R	IRFF113 IRFF113R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 100	80	100	80	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 100	80	100	80	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 3.5	3.5	3.0	3.0	A
Pulsed Drain Current (3) .....	$I_{DM}$ 14	14	12	12	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 15	15	15	15	W
Linear Derating Factor .....	0.12	0.12	0.12	0.12	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 14	14	12	12	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}^*$ 19	19	19	19	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 5\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 2.3\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 3.5\text{A}$ . See Figure 15.

\* R Suffix Types Only


# IRFF110, IRFF111, IRFF112, IRFF113 IRFF110R, IRFF111R, IRFF112R, IRFF113R

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRFF110/112, IRFF110R/112R IRFF111/113, IRFF111R/113R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250 $\mu$ A	100	-	-	V		
			80	-	-	V		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 $\mu$ A	2.0	-	4.0	V		
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA		
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-100	nA		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	$\mu$ A		
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = +125 $^\circ$ C	-	-	1000	$\mu$ A		
On-State Drain Current (Note 2) IRFF110/111, IRFF110R/111R IRFF112/113, IRFF112R/113R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	3.5	-	-	A		
			3.0	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRFF110/111, IRFF110R/111R IRFF112/113, IRFF112R/113R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.5A	-	0.5	0.6	$\Omega$		
			-	0.6	0.8	$\Omega$		
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, I <sub>D</sub> = 1.5A	1.0	1.5	-	S( $\bar{V}$ )		
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz See Figure 10	-	135	-	pF		
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	80	-	pF		
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	20	-	pF		
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> $\approx$ 0.5BV <sub>DSS</sub> , I <sub>D</sub> = 3.5A, R <sub>G</sub> = 9.1 $\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	10	20	ns		
Rise Time	t <sub>r</sub>		-	15	25	ns		
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	15	25	ns		
Fall Time	t <sub>f</sub>		-	10	20	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>		V <sub>GS</sub> = 10V, I <sub>D</sub> = 3.5A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	5.0	7.5	nC	
Gate-Source Charge	Q <sub>GS</sub>		-	2.0	-	nC		
Gate-Drain ("Miller") Charge	Q <sub>GD</sub>		-	3.0	-	nC		
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.	Modified MOSFET symbol showing the internal device inductances. 		-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.			-	15	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	8.33	$^\circ\text{C/W}$		
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	175	$^\circ\text{C/W}$		

4  
N-CHANNEL  
POWER MOSFETS

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier. 	-	-	3.5	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	14	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>S</sub> = 3.5A, V <sub>GS</sub> = 0V	-	-	2.5	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +150 $^\circ$ C, I <sub>F</sub> = 3.5A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	-	200	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +150 $^\circ$ C, I <sub>F</sub> = 3.5A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	-	1.0	-	$\mu$ C
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25 $^\circ$ C to +150 $^\circ$ C

2. Pulse Test: Pulse width  $\leq$  300 $\mu$ s,  
Duty Cycle  $\leq$  2%

3. Repetitive Rating: Pulse width limited by max.  
junction temperature. See Transient Thermal  
Impedance Curve (Figure 5).

4. V<sub>DD</sub> = 5V, starting T<sub>J</sub> = +25 $^\circ$ C,  
L = 2.3mH, R<sub>G</sub> = 25 $\Omega$ , I<sub>PEAK</sub> = 3.5A. (See  
Figure 15.)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage

4  
N-CHANNEL  
POWER MOSFETS




Figure 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit



August 1991

### Features

- 5.0A and 6.0A, 80V - 100V
- $r_{DS(on)} = 0.30\Omega$  and  $0.40\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


### Description

The IRFF120, IRFF121, IRFF122, and IRFF123 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF120R, IRFF121R, IRFF122R, and IRFF123R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


### Package

TO-205AF



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRFF120 IRFF120R	IRFF121 IRFF121R	IRFF122 IRFF122R	IRFF123 IRFF123R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	100	80	100	80	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	100	80	100	80	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	6.0	6.0	5.0	5.0	A
Pulsed Drain Current (3) .....	$I_{DM}$	24	24	20	20	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	20	20	20	20	W
Linear Derating Factor .....		0.16	0.16	0.16	0.16	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	24	24	20	20	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}^*$	36	36	36	36	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

#### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 25\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 1.5\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 6.0\text{A}$ . See Figure 15.

\* R Suffix Types Only

Electrical Characteristics  $T_C = +25^{\circ}\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRFF120/122, IRFF120R/122R IRFF121/123, IRFF121R/123R	BV <sub>DSS</sub>	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	100	-	-	V		
			80	-	-	V		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V		
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20\text{V}$	-	-	100	nA		
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20\text{V}$	-	-	-100	nA		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	$\mu\text{A}$		
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_C = +125^{\circ}\text{C}$	-	-	1000	$\mu\text{A}$		
On-State Drain Current (Note 2) IRFF120/121, IRFF120R/121R IRFF122/123, IRFF122R/123R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10\text{V}$	6.0	-	-	A		
			5.0	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRFF120/121, IRFF120R/121R IRFF122/123, IRFF122R/123R	r <sub>DS(ON)</sub>	$V_{GS} = 10\text{V}, I_D = 3.0\text{A}$	-	0.25	0.30	$\Omega$		
			-	0.30	0.40	$\Omega$		
			-	-	-	-		
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 3.0\text{A}$	1.5	2.9	-	S(V)		
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$	-	450	-	pF		
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	20	-	pF		
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	50	-	pF		
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} \approx 0.5BV_{DSS}, I_D = 6.0\text{A}, R_G = 9.1\Omega$	-	20	40	ns		
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	37	70	ns		
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	50	100	ns		
Fall Time	t <sub>f</sub>		-	35	70	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = 10\text{V}, I_D = 6.0\text{A}, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	10	15	nC		
Gate-Source Charge	Q <sub>gs</sub>		-	6.0	-	nC		
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	4.0	-	nC		
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.			-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.			-	15	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	6.25	$^{\circ}\text{C/W}$		
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	175	$^{\circ}\text{C/W}$		

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.		-	-	6.0	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>			-	-	24	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^{\circ}\text{C}, I_S = 6.0\text{A}, V_{GS} = 0\text{V}$	-	-	2.5	V	
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +150^{\circ}\text{C}, I_F = 6.0\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	230	-	ns	
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +150^{\circ}\text{C}, I_F = 6.0\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	1.0	-	$\mu\text{C}$	
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-	

NOTES: 1.  $T_J = +25^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4.  $V_{DD} = 5\text{V}$ , starting  $T_J = +25^{\circ}\text{C}$ ,  $L = 1.5\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 6.0\text{A}$ . (See Figure 15.)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage




Figure 12 - Typical On-Resistance Vs. Drain Current




Figure 13 - Maximum Drain Current Vs. Case Temperature




Figure 14a - Clamped Inductive Test Circuit




Figure 15a - Unclamped Energy Test Circuit




Figure 14b - Clamped Inductive Waveforms




Figure 15b - Unclamped Energy Waveforms




Figure 16 - Switching Time Test Circuit




Figure 17 - Gate Charge Test Circuit

August 1991

### Features

- 7.0A and 8.0A, 80V - 100V
- $r_{DS(on)} = 0.18\Omega$  and  $0.25\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


### Description

The IRFF130, IRFF131, IRFF132, and IRFF133 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF130R, IRFF131R, IRFF132R, and IRFF133R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


### Package

TO-205AF



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFF130 IRFF130R	IRFF131 IRFF131R	IRFF132 IRFF132R	IRFF133 IRFF133R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	100	80	100	80	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	100	80	100	80	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	8.0	8.0	7.0	7.0	A
Pulsed Drain Current (3) .....	$I_{DM}$	32	32	28	28	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	25	25	25	25	W
Linear Derating Factor .....		0.2	0.2	0.2	0.2	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	32	32	28	28	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}^*$	69	69	69	69	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

#### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4.  $V_{DD} = 25\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 1.62\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 8.0\text{A}$ . See Figure 15.

\* R Suffix Types Only

# IRFF130, IRFF131, IRFF132, IRFF133 IRFF130R, IRFF131R, IRFF132R, IRFF133R

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRFF130/132, IRFF130R/132R IRFF131/133, IRFF131R/133R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	100	-	-	V		
			80	-	-	V		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V		
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	100	nA		
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-100	nA		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$		
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	1000	$\mu A$		
On-State Drain Current (Note 2) IRFF130/131, IRFF130R/131R IRFF132/133, IRFF132R/133R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	8.0	-	-	A		
			7.0	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRFF130/131, IRFF130R/131R IRFF132/133, IRFF132R/133R	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 4.0A$	-	0.14	0.18	$\Omega$		
			-	0.20	0.25	$\Omega$		
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 4.0A$	4.0	5.5	-	S( $\Omega$ )		
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 10	-	600	-	pF		
Output Capacitance	C <sub>OSS</sub>		-	300	-	pF		
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	100	-	pF		
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} \approx 0.5BV_{DSS}, I_D = 8.0A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	30	50	ns		
Rise Time	t <sub>r</sub>		-	80	150	ns		
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	50	100	ns		
Fall Time	t <sub>f</sub>		-	80	150	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>		$V_{GS} = 10V, I_D = 8.0A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	18	30	nC	
Gate-Source Charge	Q <sub>gs</sub>		-	9.0	-	nC		
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	9.0	-	nC		
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.			-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.			-	15	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	5.0	$^\circ\text{C/W}$		
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	175	$^\circ\text{C/W}$		

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	8.0	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	32	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 8.0A, V_{GS} = 0V$	-	-	2.5	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +150^\circ\text{C}, I_F = 8.0A, di_F/dt = 100A/\mu s$	-	300	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +150^\circ\text{C}, I_F = 8.0A, di_F/dt = 100A/\mu s$	-	1.5	-	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ ,  
Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4.  $V_{DD} = 25V$ , starting  $T_J = +25^\circ\text{C}$ ,  
L = 1.62mH,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 8.0A$ .  
(See Figure 15.)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration






Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage

4  
N-CHANNEL  
POWER MOSFETS




Figure 12 - Typical On-Resistance Vs. Drain Current




Figure 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

### Features


- 1.8A and 2.2A, 150V - 200V
- $r_{DS(on)} = 1.5\Omega$  and  $2.4\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFF210, IRFF211, IRFF212, and IRFF213 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF210R, IRFF211R, IRFF212R, and IRFF213R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFF210 IRFF210R	IRFF211 IRFF211R	IRFF212 IRFF212R	IRFF213 IRFF213R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 200	150	200	150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 2.2	2.2	1.8	1.8	A
Pulsed Drain Current (3) .....	$I_{DM}$ 9.0	9.0	7.5	7.5	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 15	15	15	15	W
Linear Derating Factor .....	0.12	0.12	0.12	0.12	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 9.0	9.0	7.5	7.5	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}^*$ 30	30	30	30	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 20\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 11.16\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 2.2\text{A}$ . See Figure 15.

\* R Suffix Types Only

# IRFF210, IRFF211, IRFF212, IRFF213 IRFF210R, IRFF211R, IRFF212R, IRFF213R

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFF210/212, IRFF210R/212R IRFF211/213, IRFF211R/213R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	200	-	-	V	
			150	-	-	V	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	100	nA	
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	1000	$\mu A$	
On-State Drain Current (Note 2) IRFF210/211, IRFF210R/211R IRFF212/213, IRFF212R/213R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	2.2	-	-	A	
			1.8	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFF210/211, IRFF210R/211R IRFF212/213, IRFF212R/213R	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 1.25A$	-	1.0	1.5	$\Omega$	
			-	1.5	2.4	$\Omega$	
			-	-	-	$\Omega$	
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 1.25A$	0.8	1.3	-	S(V)	
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	135	-	pF	
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	60	-	pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	16	-	pF	
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} \approx 0.5BV_{DSS}, I_D = 2.2A, R_G = 9.1\Omega$	-	8.0	15	ns	
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	15	25	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	10	15	ns	
Fall Time	t <sub>f</sub>		-	8.0	15	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = 10V, I_D = 2.2A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	5.0	7.5	nC	
Gate-Source Charge	Q <sub>gs</sub>		-	2.0	-	nC	
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	3.0	-	nC	
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.	Modified MOSFET symbol showing the internal device inductances.		-	5.0	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.			-	15	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	8.33	$^\circ\text{C/W}$	
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	175	$^\circ\text{C/W}$	

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	2.2	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	9.0	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 2.2A, V_{GS} = 0V$	-	-	2.0	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +150^\circ\text{C}, I_F = 2.2A, dI_F/dt = 100A/\mu s$	-	290	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +150^\circ\text{C}, I_F = 2.2A, dI_F/dt = 100A/\mu s$	-	2.0	-	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width < 300 $\mu\text{s}$ , Duty Cycle < 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4.  $V_{DD} = 20V$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 11.16\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 2.2A$ . (See Figure 15.)




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Figure 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Clamped Inductive Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15a - Unclamped Energy Test Circuit




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

### Features

- 3.0A and 3.5A, 150V - 200V
- $r_{DS(on)} = 0.8\Omega$  and  $1.2\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


### Description

The IRFF220, IRFF221, IRFF222, and IRFF223 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF220R, IRFF221R, IRFF222R, and IRFF223R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


### Package

TO-205AF



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFF220 IRFF220R	IRFF221 IRFF221R	IRFF222 IRFF222R	IRFF223 IRFF223R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 200	150	200	150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 3.5	3.5	3.0	3.0	A
Pulsed Drain Current (3) .....	$I_{DM}$ 14	14	12	12	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 20	20	20	20	W
Linear Derating Factor .....	0.16	0.16	0.16	0.16	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 14	14	12	12	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}^*$ 85	85	85	85	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 20\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 12.5\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 3.5\text{A}$ . See Figure 15.

\* R Suffix Types Only




# IRFF220, IRFF221, IRFF222, IRFF223 IRFF220R, IRFF221R, IRFF222R, IRFF223R

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFF220/222, IRFF220R/222R IRFF221/223, IRFF221R/223R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250 $\mu$ A	200	-	-	V
			150	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 $\mu$ A	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	$\mu$ A
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = +125 $^\circ$ C	-	-	1000	$\mu$ A
On-State Drain Current (Note 2) IRFF220/221, IRFF220R/221R IRFF222/223, IRFF222R/223R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	3.5	-	-	A
			3.0	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFF220/221, IRFF220R/221R IRFF222/223, IRFF222R/223R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 2.0A	-	0.5	0.8	$\Omega$
			-	0.8	0.2	$\Omega$
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, I <sub>D</sub> = 2.0A	1.5	2.25	-	S( $\bar{f}$ )
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	450	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	150	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	40	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> $\approx$ 0.5BV <sub>DSS</sub> , I <sub>D</sub> = 3.5A, R <sub>G</sub> = 9.1 $\Omega$	-	20	40	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	30	60	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	50	100	ns
Fall Time	t <sub>f</sub>		-	30	60	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 3.5A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	11	15	nC
Gate-Source Charge	Q <sub>gs</sub>		-	5.0	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	6.0	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.	-	15	-	nH
		Modified MOSFET symbol showing the internal device inductances. 				
Junction-to-Case	R <sub>θJC</sub>		-	-	6.25	$^\circ\text{C/W}$
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	175	$^\circ\text{C/W}$

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 	-	-	3.5	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	14	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25 $^\circ\text{C}$ , I <sub>S</sub> = 3.5A, V <sub>GS</sub> = 0V	-	-	2.0	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +150 $^\circ\text{C}$ , I <sub>F</sub> = 3.5A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	-	350	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +150 $^\circ\text{C}$ , I <sub>F</sub> = 3.5A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	-	2.3	-	$\mu$ C
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25 $^\circ\text{C}$  to +150 $^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Thermal Impedance Curve (Figure 5).

4. V<sub>DD</sub> = 20V, starting T<sub>J</sub> = +25 $^\circ\text{C}$ , L = 12.5mH, R<sub>G</sub> = 50 $\Omega$ , I<sub>PEAK</sub> = 3.5A. (See Figure 15.)




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Figure 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Clamped Inductive Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15a - Unclamped Energy Test Circuit




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

### Features

- 4.5A and 5.5A, 150V - 200V
- $r_{DS(on)} = 0.4\Omega$  and  $0.6\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


### Description

The IRFF230, IRFF231, IRFF232, and IRFF233 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF230R, IRFF231R, IRFF232R, and IRFF233R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


### Package

TO-205AF



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRFF230 IRFF230R	IRFF231 IRFF231R	IRFF232 IRFF232R	IRFF233 IRFF233R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	200	150	200	150	V
Drain-Gate Voltage ( $R_{GS} = 20\text{k}\Omega$ ) (1) .....	$V_{DGR}$	200	150	200	150	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	5.5	5.5	4.5	4.5	A
Pulsed Drain Current (3) .....	$I_{DM}$	22	22	18	18	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	25	25	25	25	W
Linear Derating Factor .....		0.2	0.2	0.2	0.2	W/°C
Inductive Current, Clamped .....	$I_{LM}$	22	22	18	18	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}^*$	85	85	85	85	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	°C
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	°C
(0.063" (1.6mm) from case for 10s)						

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 20\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 8.9\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 5.5\text{A}$ . See Figure 15.

\* R Suffix Types Only

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFF230/232, IRFF230R/232R IRFF231/233, IRFF231R/233R	BV <sub>DSS</sub>	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	200	-	-	V
			150	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20\text{V}$	-	-	100	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20\text{V}$	-	-	-100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	$\mu\text{A}$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_C = +125^\circ\text{C}$	-	-	1000	$\mu\text{A}$
On-State Drain Current (Note 2) IRFF230/231, IRFF230R/231R IRFF232/233, IRFF232R/233R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10\text{V}$	5.5	-	-	A
			4.5	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFF230/231, IRFF230R/231R IRFF232/233, IRFF232R/233R	r <sub>DS(ON)</sub>	$V_{GS} = 10\text{V}, I_D = 3.0\text{A}$	-	0.25	0.4	$\Omega$
			-	0.4	0.6	$\Omega$
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 3.0\text{A}$	2.5	4.5	-	S(V)
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$	-	600	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	250	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	80	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} \approx 0.5BV_{DSS}, I_D = 5.5\text{A}, R_G = 9.1\Omega$	-	-	30	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	-	50	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	-	50	ns
Fall Time	t <sub>f</sub>		-	-	40	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = 10\text{V}, I_D = 5.5\text{A}, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	19	30	nC
Gate-Source Charge	Q <sub>gs</sub>		-	10	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	9.0	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.	-	15	-	nH
		Modified MOSFET symbol showing the internal device inductances.				
Junction-to-Case	R <sub>θJC</sub>		-	-	5.0	$^\circ\text{C/W}$
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	175	$^\circ\text{C/W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	5.5	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	22	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 5.5\text{A}, V_{GS} = 0\text{V}$	-	-	2.0	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +150^\circ\text{C}, I_F = 5.5\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	450	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +150^\circ\text{C}, I_F = 5.5\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	3.0	-	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4.  $V_{DD} = 20\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 8.9\text{mH}, R_{GS} = 50\Omega, I_{PEAK} = 5.5\text{A}$ . (See Figure 15.)




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

4  
N-CHANNEL  
POWER MOSFETS




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.






Figure 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

### Features

- 1.35A and 1.15A, 350V - 400V
- $r_{DS(on)} = 3.6\Omega$  and  $5.0\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


### Description

The IRFF310, IRFF311, IRFF312, and IRFF313 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF310R, IRFF311R, IRFF312R, and IRFF313R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


### Package

TO-205AF



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRFF310 IRFF310R	IRFF311 IRFF311R	IRFF312 IRFF312R	IRFF313 IRFF313R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	400	350	400	350	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	400	350	400	350	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	1.35	1.35	1.15	1.15	A
Pulsed Drain Current (3) .....	$I_{DM}$	5.5	5.5	4.5	4.5	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	15	15	15	15	W
Linear Derating Factor .....		0.12	0.12	0.12	0.12	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	5.5	5.5	4.5	4.5	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}^*$	150	150	150	150	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 40\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 44.89\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 1.35\text{A}$ . See Figure 15.

\* R Suffix Types Only

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRFF310/312, IRFF310R/312R IRFF311/313, IRFF311R/313R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	400	-	-	V		
			350	-	-	V		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2.0	-	4.0	V		
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA		
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-100	nA		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	μA		
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = +125°C	-	-	1000	μA		
On-State Drain Current (Note 2) IRFF310/311, IRFF310R/311R IRFF312/313, IRFF312R/313R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	1.35	-	-	A		
			1.15	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRFF310/311, IRFF310R/311R IRFF312/313, IRFF312R/313R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 0.8A	-	3.3	3.6	Ω		
			-	3.6	5.0	Ω		
			-	-	-	-		
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, I <sub>D</sub> = 0.8A	0.5	1.2	-	S(Ω)		
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	135	-	pF		
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	35	-	pF		
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	8.0	-	pF		
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> ≈ 0.5BV <sub>DSS</sub> , I <sub>D</sub> = 1.35A, R <sub>G</sub> = 9.1Ω	-	3.0	10	ns		
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	10	20	ns		
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	5.0	10	ns		
Fall Time	t <sub>f</sub>		-	8.0	15	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.35A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	6.0	7.5	nC		
Gate-Source Charge	Q <sub>gs</sub>		-	3.0	-	nC		
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	3.0	-	nC		
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.			-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.			-	15	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	8.33	°C/W		
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	175	°C/W		

**4**  
N-CHANNEL  
POWER MOSFETS

**Source Drain Diode Ratings and Characteristics**

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	1.35	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	5.5	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25°C, I <sub>S</sub> = 1.35A, V <sub>GS</sub> = 0V	-	-	1.6	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = 1.35A, dI <sub>F</sub> /dt = 100A/μs	-	380	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = 1.35A, dI <sub>F</sub> /dt = 100A/μs	-	2.7	-	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

- NOTES: 1. T<sub>J</sub> = +25°C to +150°C  
 2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%  
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Thermal Impedance Curve (Figure 5).  
 4. V<sub>DD</sub> = 40V, starting T<sub>J</sub> = +25°C, L = 44.89mH, R<sub>G</sub> = 50Ω, I<sub>PEAK</sub> = 1.35A. (See Figure 15.)




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Figure 12 - Typical On-Resistance Vs. Drain Current




Figure 13 - Maximum Drain Current Vs. Case Temperature




Figure 14a - Clamped Inductive Test Circuit




Figure 15a - Unclamped Energy Test Circuit




Figure 14b - Clamped Inductive Waveforms




Figure 15b - Unclamped Energy Waveforms




Figure 16 - Switching Time Test Circuit




Figure 17 - Gate Charge Test Circuit

August 1991

### Features

- 2.0A and 2.5A, 350V - 400V
- $r_{DS(on)} = 1.8\Omega$  and  $2.5\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


### Description

The IRFF320, IRFF321, IRFF322, and IRFF323 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF320R, IRFF321R, IRFF322R, and IRFF323R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


### Package

TO-205AF



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFF320 IRFF320R	IRFF321 IRFF321R	IRFF322 IRFF322R	IRFF323 IRFF323R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	400	350	400	350	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	400	350	400	350	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	2.5	2.5	2.0	2.0	A
Pulsed Drain Current (3) .....	$I_{DM}$	10	10	8.0	8.0	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	20	20	20	20	W
Linear Derating Factor .....		0.16	0.16	0.16	0.16	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	10	10	8.0	8.0	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}^*$	100	100	100	100	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 40\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 29.09\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 2.5\text{A}$ . See Figure 15.


\* R Suffix Types Only

**IRFF320, IRFF321, IRFF322, IRFF323 IRFF320R, IRFF321R, IRFF322R, IRFF323R**

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFF320/322, IRFF320R/322R IRFF321/323, IRFF321R/323R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	400	-	-	V	
			350	-	-	V	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2.0	-	4.0	V	
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA	
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	μA	
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = +125°C	-	-	1000	μA	
On-State Drain Current (Note 2) IRFF320/321, IRFF320R/321R IRFF322/323, IRFF322R/323R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	2.5	-	-	A	
			2.0	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFF320/321, IRFF320R/321R IRFF322/323, IRFF322R/323R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.25A	-	1.5	1.8	Ω	
			-	1.8	2.5	Ω	
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, I <sub>D</sub> = 1.25A	1.0	2.0	-	S(Ω)	
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	450	-	pF	
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	100	-	pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	20	-	pF	
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> ≈ 0.5BV <sub>DSS</sub> , I <sub>D</sub> = 2.5A, R <sub>G</sub> = 9.1Ω	-	20	40	ns	
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	25	50	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	50	100	ns	
Fall Time	t <sub>f</sub>		-	25	50	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 2.5A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit.	-	12	15	nC	
Gate-Source Charge	Q <sub>gs</sub>	(Gate charge is essentially independent of operating temperature.)	-	6.0	-	nC	
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	6.0	-	nC	
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.			5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.			-	15	-
Junction-to-Case	R <sub>θJC</sub>		-	-	6.25	°C/W	
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	175	°C/W	

**Source Drain Diode Ratings and Characteristics**

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 	-	-	2.5	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	10	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25°C, I <sub>S</sub> = 2.5A, V <sub>GS</sub> = 0V	-	-	1.6	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = 2.5A, dI <sub>F</sub> /dt = 100A/μs	-	450	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = 2.5A, dI <sub>F</sub> /dt = 100A/μs	-	3.1	-	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4. V<sub>DD</sub> = 40V, starting T<sub>J</sub> = +25°C, L = 29.09mH, R<sub>GS</sub> = 50Ω, I<sub>PEAK</sub> = 2.5A. (See Figure 15.)






Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Figure 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

### Features


- 3.0A and 3.5A, 350V - 400V
- $r_{DS(on)} = 1.0\Omega$  and  $1.5\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFF330, IRFF331, IRFF332, and IRFF333 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF330R, IRFF331R, IRFF332R, and IRFF333R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFF330 IRFF330R	IRFF331 IRFF331R	IRFF332 IRFF332R	IRFF333 IRFF333R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	400	350	400	350	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	400	350	400	350	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	3.5	3.5	3.0	3.0	A
Pulsed Drain Current (3) .....	$I_{DM}$	14	14	12	12	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	25	25	25	25	W
Linear Derating Factor .....		0.2	0.2	0.2	0.2	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	14	14	12	12	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}^*$	300	300	300	300	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 42.85\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 3.5\text{A}$ . See Figure 15.

\* R Suffix Types Only

# IRFF330, IRFF331, IRFF332, IRFF333 IRFF330R, IRFF331R, IRFF332R, IRFF333R

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFF330/332, IRFF330R/332R IRFF331/333, IRFF331R/333R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	400	-	-	V	
			350	-	-	V	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	100	nA	
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	1000	$\mu A$	
On-State Drain Current (Note 2) IRFF330/331, IRFF330R/331R IRFF332/333, IRFF332R/333R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	3.5	-	-	A	
			3.0	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFF330/331, IRFF330R/331R IRFF332/333, IRFF332R/333R	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 2.0A$	-	0.8	1.0	$\Omega$	
			-	1.0	1.5	$\Omega$	
Forward Transconductance (Note 2)	g <sub>fS</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 2.0A$	2.0	3.5	-	S(V)	
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	700	-	pF	
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	150	-	pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	40	-	pF	
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} \approx 175V, I_D = 3.5A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	-	30	ns	
Rise Time	t <sub>r</sub>		-	-	35	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	-	55	ns	
Fall Time	t <sub>f</sub>		-	-	35	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>		$V_{GS} = 10V, I_D = 3.5A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	18	30	nC
Gate-Source Charge	Q <sub>GS</sub>		-	11	-	nC	
Gate-Drain ("Miller") Charge	Q <sub>GD</sub>		-	7.0	-	nC	
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.	Modified MOSFET symbol showing the internal device inductances.		-	5.0	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.			-	15	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	5.0	$^\circ\text{C/W}$	
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	175	$^\circ\text{C/W}$	

4  
N-CHANNEL  
POWER MOSFETS

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	3.5	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	14	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 3.5A, V_{GS} = 0V$	-	-	1.6	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +150^\circ\text{C}, I_F = 3.5A, dI_F/dt = 100A/\mu s$	-	600	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +150^\circ\text{C}, I_F = 3.5A, dI_F/dt = 100A/\mu s$	-	4.0	-	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ ,  
Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4.  $V_{DD} = 50V$ , starting  $T_J = +25^\circ\text{C}$ ,  
 $L = 42.85\text{mH}, R_{GS} = 25\Omega, I_{PEAK} = 3.5A$ .  
(See Figure 15.)




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Figure 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit



August 1991

### Features


- 1.4A and 1.6A, 450V - 500V
- $r_{DS(on)} = 3.0\Omega$  and  $4.0\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFF420, IRFF421, IRFF422, and IRFF423 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF420R, IRFF421R, IRFF422R, and IRFF423R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFF420 IRFF420R	IRFF421 IRFF421R	IRFF422 IRFF422R	IRFF423 IRFF423R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	500	450	500	450	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	500	450	500	450	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	1.6	1.6	1.4	1.4	A
Pulsed Drain Current (3) .....	$I_{DM}$	6.5	6.5	5.5	5.5	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	20	20	20	20	W
Linear Derating Factor .....		0.16	0.16	0.16	0.16	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	6.5	6.5	5.5	5.5	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}^*$	210	210	210	210	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 143.5\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 1.6\text{A}$ . See Figure 15.

\* R Suffix Types Only

# IRFF420, IRFF421, IRFF422, IRFF423 IRFF420R, IRFF421R, IRFF422R, IRFF423R

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRFF420/422, IRFF420R/422R IRFF421/423, IRFF421R/423R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250 $\mu$ A	500	-	-	V		
			450	-	-	V		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 $\mu$ A	2.0	-	4.0	V		
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA		
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-100	nA		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	$\mu$ A		
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = +125 $^\circ$ C	-	-	1000	$\mu$ A		
On-State Drain Current (Note 2) IRFF420/421, IRFF420R/421R IRFF422/423, IRFF422R/423R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	1.6	-	-	A		
			1.4	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRFF420/421, IRFF420R/421R IRFF422/423, IRFF422R/423R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.0A	-	2.5	3.0	$\Omega$		
			-	3.0	4.0	$\Omega$		
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, I <sub>D</sub> = 1.0A	1.0	1.75	-	S(V)		
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	300	-	pF		
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	75	-	pF		
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	20	-	pF		
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> $\approx$ 0.5BV <sub>DSS</sub> , I <sub>D</sub> = 1.6A, R <sub>G</sub> = 9.1 $\Omega$	-	30	60	ns		
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	25	50	ns		
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	30	60	ns		
Fall Time	t <sub>f</sub>		-	15	30	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.6A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	11	15	nC		
Gate-Source Charge	Q <sub>gs</sub>		-	5.0	-	nC		
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	6.0	-	nC		
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.			-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.			-	15	-	nH
Junction-to-Case	R <sub><math>\theta</math>JC</sub>		-	-	6.25	$^\circ\text{C/W}$		
Junction-to-Ambient	R <sub><math>\theta</math>JA</sub>	Free air operation	-	-	175	$^\circ\text{C/W}$		

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	1.6	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	6.5	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25 $^\circ\text{C}$ , I <sub>S</sub> = 1.6A, V <sub>GS</sub> = 0V	-	-	1.4	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +150 $^\circ\text{C}$ , I <sub>F</sub> = 1.6A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	-	600	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +150 $^\circ\text{C}$ , I <sub>F</sub> = 1.6A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	-	3.5	-	$\mu$ C
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25 $^\circ\text{C}$  to +150 $^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Thermal Impedance Curve (Figure 5).

4. V<sub>DD</sub> = 50V, starting T<sub>J</sub> = +25 $^\circ\text{C}$ , L = 143.5mH, R<sub>GS</sub> = 25 $\Omega$ , I<sub>PEAK</sub> = 1.6A. (See Figure 15.)




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

**IRFF420, IRFF421, IRFF422, IRFF423 IRFF420R, IRFF421R, IRFF422R, IRFF423R**




Figure 12 - Typical On-Resistance Vs. Drain Current




Figure 13 - Maximum Drain Current Vs. Case Temperature




Figure 14a - Clamped Inductive Test Circuit




Figure 15a - Unclamped Energy Test Circuit




Figure 14b - Clamped Inductive Waveforms




Figure 15b - Unclamped Energy Waveforms




Figure 16 - Switching Time Test Circuit




Figure 17 - Gate Charge Test Circuit

4  
N-CHANNEL  
POWER MOSFETS



# IRFF430/431/432/433 IRFF430R/431R/432R/433R

## N-Channel Power MOSFETs Avalanche Energy Rated\*

August 1991

### Features

- 2.25A and 2.75A, 450V - 500V
- $r_{DS(on)} = 1.5\Omega$  and  $2.0\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


### Description

The IRFF430, IRFF431, IRFF432, and IRFF433 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF430R, IRFF431R, IRFF432R, and IRFF433R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


### Package

TO-205AF



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFF430 IRFF430R	IRFF431 IRFF431R	IRFF432 IRFF432R	IRFF433 IRFF433R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 500	450	500	450	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 500	450	500	450	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 2.75	2.75	2.25	2.25	A
Pulsed Drain Current (3) .....	$I_{DM}$ 11	11	9.0	9.0	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 25	25	25	25	W
Linear Derating Factor .....	0.2	0.2	0.2	0.2	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 11	11	9.0	9.0	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}^*$ 300	300	300	300	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 69.42$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 2.75\text{A}$ . See Figure 15.

\* R Suffix Types Only

# IRFF430, IRFF431, IRFF432, IRFF433 IRFF430R, IRFF431R, IRFF432R, IRFF433R

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFF430/432, IRFF430R/432R IRFF431/433, IRFF431R/433R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	500	-	-	V	
			450	-	-	V	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	100	nA	
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	1000	$\mu A$	
On-State Drain Current (Note 2) IRFF430/431, IRFF430R/431R IRFF432/433, IRFF432R/433R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	2.75	-	-	A	
			2.25	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFF430/431, IRFF430R/431R IRFF432/433, IRFF432R/433R	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 1.5A$	-	1.3	1.5	$\Omega$	
			-	1.5	2.0	$\Omega$	
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 1.5A$	1.5	2.5	-	S( $\Omega$ )	
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	600	-	pF	
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	100	-	pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	30	-	pF	
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} \approx 225V, I_D = 2.75A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	-	30	ns	
Rise Time	t <sub>r</sub>		-	-	30	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	-	55	ns	
Fall Time	t <sub>f</sub>		-	-	30	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>		$V_{GS} = 10V, I_D = 2.75A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	22	30	nC
Gate-Source Charge	Q <sub>gs</sub>		-	11	-	nC	
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	11	-	nC	
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.	Modified MOSFET symbol showing the internal device inductances.		-	5.0	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.			-	15	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	5.0	$^\circ\text{C/W}$	
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	175	$^\circ\text{C/W}$	

4  
N-CHANNEL  
POWER MOSFETS

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	2.75	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	11	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 2.75A, V_{GS} = 0V$	-	-	1.4	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +150^\circ\text{C}, I_F = 2.75A, dI_F/dt = 100A/\mu s$	-	800	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +150^\circ\text{C}, I_F = 2.75A, dI_F/dt = 100A/\mu s$	-	4.6	-	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ ,  
Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4.  $V_{DD} = 50V$ , starting  $T_J = +25^\circ\text{C}$ ,  
 $L = 69.42\text{mH}, R_{GS} = 50\Omega, I_{PEAK} = 2.75A$ .  
(See Figure 15.)




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.






Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Figure 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Clamped Inductive Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15a - Unclamped Energy Test Circuit




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit



# HARRIS

# IRFP140R, IRFP141R IRFP142R, IRFP143R

## N-Channel Power MOSFETs Avalanche Energy Rated

August 1991

### Features

- 27A and 31A, 80V - 100V
- $r_{DS(on)} = 0.077\Omega$  and  $0.099\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


### Description

The IRFP140R, IRFP141R, IRFP142R, and IRFP143R are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFP types are supplied in the JEDEC TO-247 plastic package.


### Package

TO-247  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFP140R	IRFP141R	IRFP142R	IRFP143R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 100	80	100	80	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 100	80	100	80	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 31	31	27	27	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 22	22	19	19	A
Pulsed Drain Current (3) .....	$I_{DM}$ 120	120	110	110	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 180	180	180	180	W
Linear Derating Factor .....	1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}$ 100	100	100	100	mJ
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +175	-55 to +175	-55 to +175	-55 to +175	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 25\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 160\mu\text{H}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 31\text{A}$ . See Figures 14 and 15.

4  
N-CHANNEL  
POWER MOSFETs

# Specifications IRFP140R, IRFP141R, IRFP142R, IRFP143R

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFP140R, IRFP142R IRFP141R, IRFP143R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	100	-	-	V
			80	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	100	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$
On-State Drain Current (Note 2) IRFP140R, IRFP141R IRFP142R, IRFP143R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	31	-	-	A
			27	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFP140R, IRFP141R IRFP142R, IRFP143R	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 19A$	-	0.055	0.077	$\Omega$
			-	0.077	0.099	$\Omega$
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} \geq 50V, I_D = 19A$	9.3	14	-	S(J)
Input Capacitance	C <sub>iSS</sub>	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	1275	-	pF
Output Capacitance	C <sub>oSS</sub>	See Figure 10	-	550	-	pF
Reverse Transfer Capacitance	C <sub>rSS</sub>		-	160	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 50V, I_D \approx 28A, R_G = 9.1\Omega, R_D = 1.8\Omega$	-	15	23	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	72	110	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	40	60	ns
Fall Time	t <sub>f</sub>		-	50	75	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = 10V, I_D = 34A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	38	59	nC
Gate-Source Charge	Q <sub>gs</sub>		-	10	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	21	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
		Modified MOSFET symbol showing the internal device inductances.				
Junction-to-Case	R <sub>θJC</sub>		-	-	0.83	$^\circ\text{C/W}$
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	$^\circ\text{C/W}$

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	31	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	120	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 31A, V_{GS} = 0V$	-	-	2.5	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +25^\circ\text{C}, I_F = 28A, dI_F/dt = 100A/\mu s$	70	150	300	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +25^\circ\text{C}, I_F = 28A, dI_F/dt = 100A/\mu s$	0.44	0.91	1.9	$\mu C$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-


NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$


3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 25V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 160\mu H$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 31A$ . (See Figures 14 & 15)


**IRFP140R, IRFP141R, IRFP142R, IRFP143R**




**FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS**




**FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS**



**FIGURE 3. TYPICAL SATURATION CHARACTERISTICS**




**FIGURE 4. MAXIMUM SAFE OPERATING AREA**




**FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION**

**4**  
**N-CHANNEL**  
**POWER MOSFETS**


**IRFP140R, IRFP141R, IRFP142R, IRFP143R**




**FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT**




**FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE**




**FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE**



**FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE**



**FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE**



**FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE**

IRFP140R, IRFP141R, IRFP142R, IRFP143R




FIGURE 12. TYPICAL ON-RESISTANCE VS DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS CASE TEMPERATURE




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

### Features

- 34A and 40A, 60V - 100V
- $r_{DS(on)} = 0.055\Omega$  and  $0.08\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


### Description

The IRFP150, IRFP151, IRFP152, and IRFP153 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFP150R, IRFP151R, IRFP152R, and IRFP153R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFP types are supplied in the JEDEC TO-247 plastic package.


### Package

TO-247  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFP150 IRFP150R	IRFP151 IRFP151R	IRFP152 IRFP152R	IRFP153 IRFP153R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 100	60	100	60	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 100	60	100	60	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 40	40	34	34	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 26	26	22	22	A
Pulsed Drain Current (3) .....	$I_{DM}$ 160	160	140	140	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 180	180	180	180	W
Linear Derating Factor .....	1.44	1.44	1.44	1.44	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 170	170	140	140	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Rating (4) .....	$E_{as}^*$ 150	150	150	150	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 10\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 170\mu\text{H}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 40\text{A}$ . See Figure 15.

\* R Suffix Types Only



**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFP150/152, IRFP150R/152R IRFP151/153, IRFP151R/153R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	100	-	-	V
			60	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	μA
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRFP150/151, IRFP150R/151R IRFP152/153, IRFP152R/153R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	40	-	-	A
			34	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFP150/151, IRFP150R/151R IRFP152/153, IRFP152R/153R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 22A	-	0.045	0.055	Ω
			-	0.06	0.08	Ω
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> = 2 x V <sub>GS</sub> , I <sub>D</sub> = 20A	13	20	-	S(Ω)
Input Capacitance	C <sub>iSS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	2000	-	pF
Output Capacitance	C <sub>oss</sub>	See Figure 10	-	1000	-	pF
Reverse Transfer Capacitance	C <sub>rSS</sub>		-	350	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 50V, I <sub>D</sub> = 40A, R <sub>G</sub> = 6.8Ω	-	15	24	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	140	210	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	60	89	ns
Fall Time	t <sub>f</sub>		-	90	140	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 40A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit.	-	70	110	nC
Gate-Source Charge	Q <sub>gs</sub>	(Gate charge is essentially independent of operating temperature.)	-	20	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	30	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	0.70	°C/W
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	°C/W
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	°C/W



**4**  
**N-CHANNEL POWER MOSFETS**

**Source Drain Diode Ratings and Characteristics**

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	40	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	170	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25°C, I <sub>S</sub> = 40A, V <sub>GS</sub> = 0V	-	-	2.5	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 40A, dI <sub>F</sub> /dt = 100A/μs	98	-	530	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 40A, dI <sub>F</sub> /dt = 100A/μs	0.41	-	2.5	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25°C to +150°C

2. Pulse Test: Pulse width < 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V<sub>DD</sub> = 10V, Start T<sub>J</sub> = +25°C, L = 170μH, R<sub>GS</sub> = 50Ω, I<sub>pEAK</sub> = 40A (See Figure 15)




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT



**HARRIS**

# IRFP240R, IRFP241R IRFP242R, IRFP243R

**N-Channel Power MOSFETs  
Avalanche Energy Rated**

August 1991

### Features


- 18A and 20A, 200V - 150V
- $r_{DS(on)} = 0.18\Omega$  and  $0.22\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFP240R, IRFP241R, IRFP242R, and IRFP243R are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFP240R	IRFP241R	IRFP242R	IRFP243R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 200	150	200	150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 200	150	120	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 20	20	18	18	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 12	12	11	11	A
Pulsed Drain Current (3) .....	$I_{DM}$ 80	80	72	72	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 150	150	150	150	W
Linear Derating Factor .....	1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}$ 510	510	510	510	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 1.9\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 20\text{A}$ . See Figures 14 and 15.

4  
N-CHANNEL  
POWER MOSFETs

# Specifications IRFP240R, IRFP241R, IRFP242R, IRFP243R

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFP240R, IRFP242R IRFP241R, IRFP243R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250 $\mu$ A	200	-	-	V
			150	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 $\mu$ A	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	$\mu$ A
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = +125 $^\circ$ C	-	-	1000	$\mu$ A
On-State Drain Current (Note 2) IRFP240R, IRFP241R IRFP242R, IRFP243R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 11V	20	-	-	A
			18	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFP240R, IRFP241R IRFP242R, IRFP243R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 10A	-	0.14	0.18	$\Omega$
			-	0.20	0.22	$\Omega$
			-	-	-	-
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> $\geq$ 50V, I <sub>D</sub> = 11A	7.3	11	-	S( $\bar{V}$ )
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	1275	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	500	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	160	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 100V, I <sub>D</sub> = 18A, R <sub>G</sub> = 9.1 $\Omega$	-	14	21	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	51	77	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	45	68	ns
Fall Time	t <sub>f</sub>		-	36	54	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 18A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit.	-	43	60	nC
Gate-Source Charge	Q <sub>gs</sub>	(Gate charge is essentially independent of operating temperature.)	-	10	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	32	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
						
Junction-to-Case	R <sub>θJC</sub>		-	-	0.83	$^\circ\text{C/W}$
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	$^\circ\text{C/W}$

## Source Drain Diode Ratings and Characteristics


Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	20	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	80	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>S</sub> = 18A, V <sub>GS</sub> = 0V	-	-	2.0	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>F</sub> = 18A, di <sub>F</sub> /dt = 100A/ $\mu$ s	120	250	530	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>F</sub> = 18A, di <sub>F</sub> /dt = 100A/ $\mu$ s	1.3	2.6	5.6	$\mu$ C
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25 $^\circ$ C to +150 $^\circ$ C  
2. Pulse Test: Pulse width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2%


3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V<sub>DD</sub> = 50V, Start T<sub>J</sub> = +25 $^\circ$ C, L = 1.9mH, R<sub>GS</sub> = 50 $\Omega$ , I<sub>PEAK</sub> = 20A. (See Figures 14 & 15)


**IRFP240R, IRFP241R, IRFP242R, IRFP243R**




**FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS**




**FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS**



**FIGURE 3. TYPICAL SATURATION CHARACTERISTICS**



**FIGURE 4. MAXIMUM SAFE OPERATING AREA**



**FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION**




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE






FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE




**IRFP240R, IRFP241R, IRFP242R, IRFP243R**




**FIGURE 12. TYPICAL ON-RESISTANCE VS DRAIN CURRENT**




**FIGURE 13. MAXIMUM DRAIN CURRENT VS CASE TEMPERATURE**




**FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT**



**FIGURE 15. UNCLAMPED ENERGY WAVEFORMS**



**FIGURE 16. SWITCHING TIME TEST CIRCUIT**



**FIGURE 17. GATE CHARGE TEST CIRCUIT**

August 1991

### Features


- 15A and 14A, 275V - 250V
- $r_{DS(on)} = 0.28\Omega$  and  $0.34\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 275V, 250V DC Rated - 120V AC Line System Operation

### Description

The IRFP244, IRFP245, IRFP246, and IRFP247 are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRFP244	IRFP245	IRFP246	IRFP247	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 250	250	275	275	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 250	250	275	275	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 15	14	15	14	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 9.7	8.8	9.7	8.8	A
Pulsed Drain Current (3) .....	$I_{DM}$ 60	56	60	56	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 150	150	150	150	W
Linear Derating Factor .....	1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}$ 550	550	550	550	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 4.0\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 15\text{A}$ . See Figures 14 and 15.


# Specifications IRFP244, IRFP245, IRFP246, IRFP247

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFP244, IRFP245 IRFP246, IRFP247	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250 $\mu$ A	250	-	-	V	
			275	-	-	V	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 $\mu$ A	2.0	-	4.0	V	
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	500	nA	
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-500	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	$\mu$ A	
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = +125 $^\circ$ C	-	-	1000	$\mu$ A	
On-State Drain Current (Note 2) IRFP244, IRFP246 IRFP245, IRFP247	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	15	-	-	A	
			14	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFP244, IRFP246 IRFP245, IRFP247	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 10A	-	0.20	0.28	$\Omega$	
			-	0.24	0.34	V	
			-	-	-	-	
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> $\geq$ 50V, I <sub>D</sub> = 10A	6.7	11	-	S( $\ddot{\tau}$ )	
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	1300	-	pF	
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	320	-	pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	69	-	pF	
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 125V, I <sub>D</sub> = 15A, R <sub>G</sub> = 9.1 $\Omega$ , See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	16	24	ns	
Rise Time	t <sub>r</sub>		-	67	100	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	53	80	ns	
Fall Time	t <sub>f</sub>		-	49	74	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>		V <sub>GS</sub> = 10V, I <sub>D</sub> = 15A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	39	59	nC
Gate-Source Charge	Q <sub>gs</sub>		-	6.6	-	nC	
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	20	-	nC	
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 6mm (0.25") from package to center of die.		-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from package to source bonding pad.		-	12.5	-	nH
Junction-to-Case	R $\theta$ JC		-	-	0.83	$^\circ\text{C/W}$	
Case-to-Sink	R $\theta$ CS	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$	
Junction-to-Ambient	R $\theta$ JA	Free air operation	-	-	30	$^\circ\text{C/W}$	

**4**  
N-CHANNEL  
POWER MOSFETS

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.		-	-	15	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>			-	-	60	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>S</sub> = 15A, V <sub>GS</sub> = 0V	-	-	1.8	V	
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>F</sub> = 14A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	150	300	640	ns	
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +25 $^\circ$ C, I <sub>F</sub> = 14A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	1.6	3.4	7.2	$\mu$ C	
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-	

- NOTES: 1. T<sub>J</sub> = +25 $^\circ$ C to +150 $^\circ$ C  
 2. Pulse Test: Pulse width  $\leq$  300 $\mu$ s,  
 Duty Cycle  $\leq$  2%  
 3. Repetitive Rating: Pulse width limited by max.  
 junction temperature. See Transient Thermal  
 Impedance Curve (Figure 5)  
 4. V<sub>DD</sub> = 50V, Start T<sub>J</sub> = +25 $^\circ$ C, L = 4.0mH,  
 R<sub>GS</sub> = 25 $\Omega$ , I<sub>PEAK</sub> = 15A.  
 (See Figures 14 & 15)

# IRFP244, IRFP245, IRFP246, IRFP247




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

# IRFP244, IRFP245, IRFP246, IRFP247




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

4  
N-CHANNEL  
POWER MOSFETS




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Unclamped energy test circuit.




Fig. 15 - Unclamped energy waveforms.




Fig. 16 - Switching time test circuit.




Fig. 17 - Gate charge test circuit.

August 1991

### Features


- 27A and 33A, 150V - 200V
- $r_{DS(on)} = 0.085\Omega$  and  $0.120\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFP250, IRFP251, IRFP252, and IRFP253 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFP250R, IRFP251R, IRFP252R, and IRFP253R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFP250 IRFP250R	IRFP251 IRFP251R	IRFP252 IRFP252R	IRFP253 IRFP253R	UNITS
Drain-Source Voltage (1) .....	200	150	200	150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 33	$I_D$ 33	$I_D$ 27	$I_D$ 27	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 21	$I_D$ 21	$I_D$ 17	$I_D$ 17	A
Pulsed Drain Current (3) .....	$I_{DM}$ 130	$I_{DM}$ 130	$I_{DM}$ 110	$I_{DM}$ 110	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$V_{GS}$ $\pm 20$	$V_{GS}$ $\pm 20$	$V_{GS}$ $\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 180	$P_D$ 180	$P_D$ 180	$P_D$ 180	W
Linear Derating Factor .....	1.44	1.44	1.44	1.44	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 120	$I_{LM}$ 120	$I_{LM}$ 100	$I_{LM}$ 100	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}^*$ 810	$E_{as}^*$ 810	$E_{as}^*$ 810	$E_{as}^*$ 810	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	$T_J, T_{STG}$ -55 to +150	$T_J, T_{STG}$ -55 to +150	$T_J, T_{STG}$ -55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	$T_L$ 300	$T_L$ 300	$T_L$ 300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 1.1\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 33\text{A}$ . See Figure 15.

\* R Suffix Types Only

**IRFP250, IRFP251, IRFP252, IRFP253 IRFP250R, IRFP251R, IRFP252R, IRFP253R**

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFP250/252, IRFP250R/252R IRFP251/253, IRFP251R/253R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	200	-	-	V
			150	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	μA
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRFP250/251, IRFP250R/251R IRFP252/253, IRFP252R/253R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	33	-	-	A
			27	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFP250/251, IRFP250R/251R IRFP252/253, IRFP252R/253R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 17A	-	0.07	0.085	Ω
			-	0.09	0.120	Ω
			-	-	-	-
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> ≥ 50V, I <sub>D</sub> = 17A	.13	19	-	S(Ω)
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	2000	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	800	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	300	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 100V, I <sub>D</sub> = 30A, R <sub>G</sub> = 6.2Ω	-	18	30	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	125	180	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	70	100	ns
Fall Time	t <sub>f</sub>		-	80	120	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 30A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	79	120	nC
Gate-Source Charge	Q <sub>gs</sub>		-	12	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	42	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
						
Junction-to-Case	R <sub>θJC</sub>		-	-	0.70	°C/W
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	°C/W
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	°C/W

**Source Drain Diode Ratings and Characteristics**

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	33	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	130	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25°C, I <sub>S</sub> = 33A, V <sub>GS</sub> = 0V	-	-	2.0	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 30A, dI <sub>F</sub> /dt = 100A/μs	140	-	630	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +25°C, I <sub>F</sub> = 30A, dI <sub>F</sub> /dt = 100A/μs	1.8	-	8.1	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-


NOTES: 1. T<sub>J</sub> = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs,  
Duty Cycle ≤ 2%


3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V<sub>DD</sub> = 50V, Start T<sub>J</sub> = +25°C, L = 1.1mH,  
R<sub>GS</sub> = 50Ω, I<sub>PEAK</sub> = 33A (See Figure 15)







**FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS**




**FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS**



**FIGURE 3. TYPICAL SATURATION CHARACTERISTICS**



**FIGURE 4. MAXIMUM SAFE OPERATING AREA**



**FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION**




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

4  
N-CHANNEL  
POWER MOSFETS

# IRFP254, IRFP255 IRFP256, IRFP257

N-Channel Power MOSFETs  
Avalanche Energy Rated

August 1991

## Features


- 21A and 23A, 250V and 275V
- $r_{DS(on)} = 0.14\Omega$  and  $0.17\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 250V, 275V DC Rated - 120V AC Line System Operation

## Description

The IRFP254, IRFP255, IRFP256, and IRFP257 are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

## Package



## Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



## Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRFP254	IRFP255	IRFP256	IRFP257	UNITS
Drain-Source Voltage (1) . . . . .	$V_{DS}$ 250	250	275	275	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) . . . . .	$V_{DGR}$ 250	250	275	275	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ . . . . .	$I_D$ 23	21	23	21	A
$T_C = +100^\circ\text{C}$ . . . . .	$I_D$ 15	13	15	13	A
Pulsed Drain Current (3) . . . . .	$I_{DM}$ 92	84	92	84	A
Gate-Source Voltage . . . . .	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ . . . . .	$P_D$ 180	180	180	180	W
Linear Derating Factor . . . . .	1.44	1.44	1.44	1.44	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4) . . . . .	$E_{AS}$ 1000	1000	1000	1000	mJ
Operating and Storage Junction . . . . .	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering . . . . .	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 3.1\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 23\text{A}$ . See Figures 14 and 15.

# Specifications IRFP254, IRFP255, IRFP256, IRFP257

## Electrical Characteristics $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRFP254, IRFP255 IRFP256, IRFP257	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	250	-	-	V		
			275	-	-	V		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V		
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	500	nA		
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-500	nA		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$		
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	1000	$\mu A$		
On-State Drain Current (Note 2) IRFP254, IRFP256 IRFP255, IRFP257	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	23	-	-	A		
			21	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRFP254, IRFP256 IRFP255, IRFP257	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 13A$	-	0.11	0.14	$\Omega$		
			-	0.14	0.17	V		
Forward Transconductance (Note 2)	g <sub>fS</sub>	$V_{DS} \geq 50V, I_D = 13A$	11	17	-	S(V)		
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	2700	-	pF		
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	580	-	pF		
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	130	-	pF		
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 125V, I_D = 23A, R_G = 6.2\Omega$ , See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	19	29	ns		
Rise Time	t <sub>r</sub>		-	84	130	ns		
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	75	110	ns		
Fall Time	t <sub>f</sub>		-	65	98	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>		$V_{GS} = 10V, I_D = 23A, V_{DS} = 0.8 \text{ Max}$ Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	87	130	nC	
Gate-Source Charge	Q <sub>gs</sub>		-	14	-	nC		
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	73	-	nC		
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 6mm (0.25") from package to center of die.			-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from package to source bonding pad.			-	12.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	0.70	$^\circ\text{C/W}$		
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.10	-	$^\circ\text{C/W}$		
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	$^\circ\text{C/W}$		

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	23	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>			-	-	92	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 23A, V_{GS} = 0V$	-	-	1.8	V	
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +25^\circ\text{C}, I_F = 22A, dI_F/dt = 100A/\mu s$	150	310	650	ns	
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +25^\circ\text{C}, I_F = 22A, dI_F/dt = 100A/\mu s$	1.9	4	8.4	$\mu\text{C}$	
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-	

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ ,  
Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 3.1\text{mH}$ ,  
 $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 23A$ .  
(See Figures 14 & 15)

4  
N-CHANNEL  
POWER MOSFETS

# IRFP254, IRFP255, IRFP256, IRFP257




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

# IRFP254, IRFP255, IRFP256, IRFP257




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

**4**  
**N-CHANNEL**  
**POWER MOSFETS**

# IRFP254, IRFP255, IRFP256, IRFP257




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs case temperature.




Fig. 14 - Unclamped energy test circuit.




Fig. 15 - Unclamped energy waveforms.




Fig. 16 - Switching time test circuit.




Fig. 17 - Gate charge test circuit.





**HARRIS**

# IRFP340R, IRFP341R IRFP342R, IRFP343R

N-Channel Power MOSFETs  
Avalanche Energy Rated

August 1991

### Features

- 11A and 8.7A, 350V and 400V
- $r_{DS(on)} = 0.55\Omega$  and  $0.80\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


### Description

The IRFP340R, IRFP341R, IRFP342R, and IRFP343R are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFP types are supplied in the JEDEC TO-247 plastic package.


### Package

TO-247  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFP340R	IRFP341R	IRFP342R	IRFP343R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	400	350	400	350	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	400	350	400	350	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	11	11	8.7	8.7	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	6.8	6.8	5.5	5.5	A
Pulsed Drain Current (3) .....	$I_{DM}$	44	44	35	35	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	150	150	150	150	W
Linear Derating Factor .....		1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}$	480	480	480	480	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 7.0\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 11\text{A}$ . See Figures 14 and 15.


4  
N-CHANNEL  
POWER MOSFETS

# Specifications IRFP340R, IRFP341R, IRFP342R, IRFP343R

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFP340R, IRFP342R IRFP341R, IRFP343R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	400	-	-	V	
			350	-	-	V	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	100	nA	
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$	
On-State Drain Current (Note 2) IRFP340R, IRFP341R IRFP342R, IRFP343R	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	11	-	-	A	
			8.7	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFP340R, IRFP341R IRFP342R, IRFP343R	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 5.5A$	-	0.47	0.55	$\Omega$	
			-	0.68	0.80	$\Omega$	
			-	-	-	-	
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} \geq 50V, I_D = 5.5A$	6.1	9.1	-	S(Ω)	
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	1250	-	pF	
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	300	-	pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	80	-	pF	
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} \approx 200V, I_D = 11A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	14	21	ns	
Rise Time	t <sub>r</sub>		-	27	41	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	50	75	ns	
Fall Time	t <sub>f</sub>		-	24	36	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = 10V, I_D = 10A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	41	63	nC	
Gate-Source Charge	Q <sub>gs</sub>		-	6.0	-	nC	
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	23	-	nC	
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of die.	Modified MOSFET symbol showing the internal device inductances.		-	5.0	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.			-	12.5	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	0.83	$^\circ\text{C/W}$	
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$	
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	$^\circ\text{C/W}$	

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.			-	-	11	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	44	A		
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 11A, V_{GS} = 0V$	-	-	2.0	V		
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +25^\circ\text{C}, I_F = 10A, di_F/dt = 100A/\mu s$	170	370	790	ns		
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +25^\circ\text{C}, I_F = 10A, di_F/dt = 100A/\mu s$	1.6	3.8	8.2	$\mu C$		
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-		


NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$


3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 7.0\text{mH}$ ,  $R_G = 50\Omega$ ,  $I_{PEAK} = 11A$ . (See Figures 14 & 15)


**IRFP340R, IRFP341R, IRFP342R, IRFP343R**




**FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS**




**FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS**



**FIGURE 3. TYPICAL SATURATION CHARACTERISTICS**



**FIGURE 4. MAXIMUM SAFE OPERATING AREA**



**FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION**

IRFP340R, IRFP341R, IRFP342R, IRFP343R




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE






FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE


**IRFP340R, IRFP341R, IRFP342R, IRFP343R**




**FIGURE 12. TYPICAL ON-RESISTANCE VS DRAIN CURRENT**




**FIGURE 13. MAXIMUM DRAIN CURRENT VS CASE TEMPERATURE**




**FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT**



**FIGURE 15. UNCLAMPED ENERGY WAVEFORMS**



**FIGURE 16. SWITCHING TIME TEST CIRCUIT**



**FIGURE 17. GATE CHARGE TEST CIRCUIT**

August 1991

### Features


- 14A and 16A, 350V - 400V
- $r_{DS(on)} = 0.3\Omega$  and  $0.4\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFP350, IRFP351, IRFP352, and IRFP353 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFP350R, IRFP351R, IRFP352R and IRFP353R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE




### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFP350 IRFP350R	IRFP351 IRFP351R	IRFP352 IRFP352R	IRFP353 IRFP353R	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 400	350	400	350	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 400	350	400	350	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 16	16	14	14	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 10	10	8.9	8.9	A
Pulsed Drain Current (3) .....	$I_{DM}$ 64	64	56	56	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 180	180	180	180	W
Linear Derating Factor .....	1.44	1.44	1.44	1.44	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 64	64	56	56	A
(See Figure 14, $L = 100\mu\text{H}$ )					
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$ 700	700	700	700	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).  
\*R Suffix Types Only
4.  $V_{DD} = 40\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 5.66\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 15\text{A}$ . See Figure 15.

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFP350/352, IRFP350R/352R IRFP351/353, IRFP351R/353R	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	400	-	-	V	
			350	-	-	V	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2.0	-	4.0	V	
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	500	nA	
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-500	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	250	μA	
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = +125°C	-	-	1000	μA	
On-State Drain Current (Note 2) IRFP350/351, IRFP350R/351R IRFP352/353, IRFP352R/353R	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> × r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = 10V	16	-	-	A	
			14	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFP350/351, IRFP350R/351R IRFP352/353, IRFP352R/353R	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 8.9A	-	0.25	0.3	Ω	
			-	0.3	0.4	Ω	
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> = 2 x V <sub>GS</sub> , I <sub>D</sub> = 8.0A	8.0	10	-	S(Ω)	
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz	-	2000	-	pF	
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	400	-	pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	100	-	pF	
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 200V, I <sub>D</sub> = 16A, R <sub>G</sub> = 6.2Ω	-	11	18	ns	
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	53	77	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	70	110	ns	
Fall Time	t <sub>f</sub>		-	45	71	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 16A, V <sub>DS</sub> = 0.8V Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	83	130	nC	
Gate-Source Charge	Q <sub>gs</sub>		-	10	-	nC	
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	33	-	nC	
Internal Drain Inductance	L <sub>D</sub>	Measured between the contact screw on header that is closer to source and gate pins and center of die.	Modified MOSFET symbol showing the internal device inductances.		-	5.0	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from header and source bonding pad.			-	12.5	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	0.70	°C/W	
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.10	-	°C/W	
Junction-to-Ambient	R <sub>θJA</sub>	Free air operation	-	-	30	°C/W	

**Source Drain Diode Ratings and Characteristics**

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	16	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>			-	-	64	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = +25°C, I <sub>S</sub> = 16A, V <sub>GS</sub> = 0V	-	-	1.6	V	
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = 15A, di/dt = 100A/μs	270	-	1300	ns	
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = 15A, di/dt = 100A/μs	1.7	-	8.1	μC	
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-	

NOTES: 1. T<sub>J</sub> = +25°C to +150°C  
 2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%  
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)  
 4. V<sub>DD</sub> = 40V, Start T<sub>J</sub> = +25°C, L = 5.66mH, R<sub>GS</sub> = 50Ω, I<sub>PEAK</sub> = 15A (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA






FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION




**Performance Curves (Continued)**




**FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT**




**FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE**




**FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE**



**FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE**



**FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE**



**FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE**

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

### Features


- 20A and 23A, 400V
- $r_{DS(on)} = 0.20\Omega$  and  $0.25\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFP360 and IRFP362 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP-types are supplied in the JEDEC TO-247 plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRFP360	IRFP362	UNITS
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ ..... $I_D$	23	20	A
$T_C = +100^\circ\text{C}$ ..... $I_D$	14	13	A
Pulsed Drain Current (1) ..... $I_{DM}$	92	80	A
Gate-Source Voltage ..... $V_{GS}$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ ..... $P_D$	250	250	W
Linear Derating Factor	2.0	2.0	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (2) ..... $E_{AS}$	1200	1200	mj
See Figure 14			
Operating and Storage Junction Temperature Range	-55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	300	300	$^\circ\text{C}$

#### NOTES:

1. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
2.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 4.0\text{mH}$ ,  $R_{GS} = 25\Omega$ , Peak  $I_L = 23\text{A}$ .
3. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

# Specifications IRFP360, IRFP362

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	400	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = 20V$	-	-	500	nA	
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = -20V$	-	-	-500	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$	
On-State Drain Current (Note 3) IRFP360 IRFP362	$I_D(ON)$	$V_{DS} > I_D(ON) \times r_{DS(ON)} \text{ Max. } V_{GS} = 10V$	23	-	-	A	
			20	-	-	A	
Static Drain-Source On-State Resistance (Note 3) IRFP360 IRFP362	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 13A$	-	0.18	0.20	$\Omega$	
			-	0.20	0.25	$\Omega$	
Forward Transconductance (Note 3)	$g_{fs}$	$V_{DS} \geq 50V, I_{DS} > 13A$	14	21	-	S ( $\bar{O}$ )	
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	4000	-	pF	
Output Capacitance	$C_{OSS}$	See Figure 10	-	550	-	pF	
Reverse Transfer Capacitance	$C_{RSS}$		-	97	-	pF	
Turn-On Delay Time	$t_d(ON)$	$V_{DD} = 200V, I_D = 25A, R_G = 4.3\Omega, R_D = 7.5\Omega$ . (MOSFET switching times are essentially independent of operating temperature)	-	22	33	ns	
Rise Time	$t_r$		-	94	140	ns	
Turn-Off Delay Time	$t_d(OFF)$		-	80	120	ns	
Fall Time	$t_f$		-	66	99	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$	$V_{GS} = 10V, I_D = 25A, V_{DS} = 0.8V \times \text{Max Rating}$ . See Figure 16 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	68	100	nC	
Gate-Source Charge	$Q_{gs}$		-	17	-	nC	
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	24	-	nC	
Internal Drain Inductance	$L_D$	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.		-	5.0	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	13	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	0.50	$^\circ\text{C/W}$	
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.10	-	$^\circ\text{C/W}$	
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	30	$^\circ\text{C/W}$	

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	23	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	92	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_J = +25^\circ\text{C}, I_S = 23A, V_{GS} = 0V$	-	-	1.8	V
Reverse Recovery Time	$t_{rr}$	$T_J = +25^\circ\text{C}, I_F = 25A, dI_F/dt = 100A/\mu s$	200	460	1000	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +25^\circ\text{C}, I_F = 25A, dI_F/dt = 100A/\mu s$	3.1	7.1	16	$\mu\text{C}$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

**NOTES:**

- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
- $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 4.0\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{PEAK} = 23A$  (See Figure 14)
- Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

# IRFP360, IRFP362




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

4  
N-CHANNEL  
POWER MOSFETS

# IRFP360, IRFP362




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

# IRFP360, IRFP362




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14a - Unclamped inductive test circuit.




Fig. 15a - Switching time test circuit.




Fig. 14b - Unclamped inductive waveforms.




Fig. 15b - Switching time waveforms.




Fig. 16a - Basic gate charge waveform.




Fig. 16b - Gate charge test circuit.

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features


- 7.7A and 8.8A, 400V - 500V
- $r_{DS(on)} = 0.85\Omega$  and  $1.1\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFP440R, IRFP441R, IRFP442R, and IRFP443R are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power.


The IRFP-types are supplied in the JEDEC TO-247 plastic package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFP440R	IRFP441R	IRFP442R	IRFP443R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	500	450	500	450	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	500	450	500	450	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	8.8	8.8	7.7	7.7	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	5.6	5.6	4.9	4.9	A
Pulsed Drain Current (3) .....	$I_{DM}$	35	35	31	31	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	150	150	150	150	W
Linear Derating Factor .....		1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}$	480	480	480	480	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 11\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 8.8\text{A}$ . See Figures 14 & 15.



# Specifications IRFP440R, IRFP441R, IRFP442R, IRFP443R

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRFP440R, IRFP442R IRFP441R, IRFP443R	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = 250\mu A$	500	-	-	V		
			450	-	-	V		
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V		
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = 20V$	-	-	100	nA		
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = -20V$	-	-	-100	nA		
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$		
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$		
On-State Drain Current (Note 2) IRFP440R, IRFP441R IRFP442R, IRFP443R	$I_D(ON)$	$V_{DS} > I_D(ON) \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	8.8	-	-	A		
			7.7	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRFP440R, IRFP441R IRFP442R, IRFP443R	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 4.9A$	-	0.8	0.85	$\Omega$		
			-	1.0	1.1	$\Omega$		
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} \geq 50V, I_D = 4.9A$	5.3	8.2	-	S(V)		
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	1225	-	pF		
Output Capacitance	$C_{OSS}$	See Figure 10	-	200	-	pF		
Reverse Transfer Capacitance	$C_{RSS}$		-	85	-	pF		
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 250V, I_D = 8A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	17	21	ns		
Rise Time	$t_r$		-	23	35	ns		
Turn-Off Delay Time	$t_{d(OFF)}$		-	42	74	ns		
Fall Time	$t_f$		-	18	30	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$	$V_{GS} = 10V, I_D = 8A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	42	63	nC		
Gate-Source Charge	$Q_{GS}$		-	7	-	nC		
Gate-Drain ("Miller") Charge	$Q_{GD}$		-	22	-	nC		
Internal Drain Inductance	$L_D$	Measured between the contact screw on header that is closer to source and gate pins and center of die.			-	5.0	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from header and source bonding pad.			-	12.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	0.83	$^\circ\text{C/W}$		
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$		
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	30	$^\circ\text{C/W}$		

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	8.8	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	35	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_J = +25^\circ\text{C}, I_S = 8.8A, V_{GS} = 0V$	-	-	1.8	V
Reverse Recovery Time	$t_{rr}$	$T_J = +25^\circ\text{C}, I_F = 8.0A, dI_F/dt = 100A/\mu s$	210	460	970	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +25^\circ\text{C}, I_F = 8.0A, dI_F/dt = 100A/\mu s$	2	4.2	8.9	$\mu\text{C}$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-


NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$


3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 11\text{mH}$ ,  $R_{GS} = 50\Omega$ ,  $I_{PEAK} = 8.8A$  (See Figures 14 & 15)


**IRFP440R, IRFP441R, IRFP442R, IRFP143R**




**FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS**




**FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS**



**FIGURE 3. TYPICAL SATURATION CHARACTERISTICS**



**FIGURE 4. MAXIMUM SAFE OPERATING AREA**



**FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION**




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE






FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

4  
N-CHANNEL  
POWER MOSFETS


**IRFP440R, IRFP441R, IRFP442R, IRFP443R**




**FIGURE 12. TYPICAL ON-RESISTANCE VS DRAIN CURRENT**




**FIGURE 13. MAXIMUM DRAIN CURRENT VS CASE TEMPERATURE**




**FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT**



**FIGURE 15. UNCLAMPED ENERGY WAVEFORMS**



**FIGURE 16. SWITCHING TIME TEST CIRCUIT**



**FIGURE 17. GATE CHARGE TEST CIRCUIT**

August 1991

### Features


- 12A and 14A, 450V - 500V
- $r_{DS(on)} = 0.4\Omega$  and  $0.5\Omega$
- Single Pulse Avalanche Energy Rated\*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFP450, IRFP451, IRFP452, and IRFP453 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFP450R, IRFP451R, IRFP452R and IRFP453R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFP450 IRFP450R	IRFP451 IRFP451R	IRFP452 IRFP452R	IRFP453 IRFP453R	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	500	450	500	450	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	500	450	500	450	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$ .....	$I_D$	14	14	12	12	A
$T_C = +100^\circ\text{C}$ .....	$I_D$	8.8	8.8	7.9	7.9	A
Pulsed Drain Current (3) .....	$I_{DM}$	56	56	48	48	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	180	180	180	180	W
Linear Derating Factor .....		1.44	1.44	1.44	1.44	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$	52	52	48	48	A
(See Figure 14, $L = 100\mu\text{H}$ )						
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}^*$	860	860	860	860	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).


\*R Suffix Types Only

4.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 7.9\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 14\text{A}$ . See Figure 15.

Electrical Characteristics  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFP450/452, IRFP450R/452R IRFP451/453, IRFP451R/453R	$BV_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	500	-	-	V	
			450	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = 20V$	-	-	500	nA	
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = -20V$	-	-	-500	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$	
On-State Drain Current (Note 2) IRFP450/451, IRFP450R/451R IRFP452/453, IRFP452R/453R	$I_D(ON)$	$V_{DS} > I_D(ON) \times r_{DS(ON) \text{ Max}}, V_{GS} = 10V$	14	-	-	A	
			12	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFP450/451, IRFP450R/451R IRFP452/453, IRFP452R/453R	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 7.9A$	-	0.3	0.4	$\Omega$	
			-	0.4	0.5	$\Omega$	
			-	-	-	-	
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} \geq 50V, I_D = 7.9A$	9.3	13.8	-	S( $\Omega$ )	
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 10	-	2000	-	pF	
Output Capacitance	$C_{OSS}$		-	400	-	pF	
Reverse Transfer Capacitance	$C_{RSS}$		-	100	-	pF	
Turn-On Delay Time	$t_d(ON)$	$V_{DD} = 250V, I_D = 14A, R_G = 6.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	16	27	ns	
Rise Time	$t_r$		-	45	66	ns	
Turn-Off Delay Time	$t_d(OFF)$		-	68	100	ns	
Fall Time	$t_f$		-	41	60	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$	$V_{GS} = 10V, I_D = 14A, V_{DS} = 0.8V$ Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	82	130	nC	
Gate-Source Charge	$Q_{gs}$		-	12	-	nC	
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	42	-	nC	
Internal Drain Inductance	$L_D$	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	Modified MOSFET symbol showing the internal device inductances.	-	5.0	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	12.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	0.70	$^\circ\text{C/W}$	
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.10	-	$^\circ\text{C/W}$	
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	30	$^\circ\text{C/W}$	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.		-	-	14	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$			-	-	56	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_J = +25^\circ\text{C}, I_S = 14A, V_{GS} = 0V$		-	-	1.4	V
Reverse Recovery Time	$t_{rr}$	$T_J = +150^\circ\text{C}, I_F = 13A, dI_F/dt = 100A/\mu s$		-	1300	-	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +150^\circ\text{C}, I_F = 13A, dI_F/dt = 100A/\mu s$		-	7.4	-	$\mu\text{C}$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .		-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 7.9\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 14A$  (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE



Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

### Features


- 20A and 17A, 500V
- $r_{DS(on)} = 0.27\Omega$  and  $0.35\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFP460 and IRFP462 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP-types are supplied in the JEDEC TO-247 plastic package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFP460	IRFP462	UNITS
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ .....	$I_D$ 20	17	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 12	11	A
Pulsed Drain Current (1) .....	$I_{DM}$ 80	68	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	$P_D$ 250	250	W
Linear Derating Factor .....	2.0	2.0	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (2) .....	$E_{AS}$ 960	960	mJ
See Figure 14			
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s) .....	$T_L$ 300	300	$^\circ\text{C}$

#### NOTES:

1. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
2.  $V_{DD} = 50\text{V}$ , starting  $T_J = +25^\circ\text{C}$ ,  $L = 4.3\text{mH}$ ,  $R_{GS} = 25\Omega$ , Peak  $I_L = 20\text{A}$ . See Fig. 14.
3. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

# IRFP460, IRFP462

## ELECTRICAL CHARACTERISTICS At Case Temperature ( $T_J$ ) = 25°C Unless Otherwise Specified

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BVDSS Drain-to-Source Breakdown Voltage	ALL	500	—	—	V	$V_{GS} = 0V, I_D = 250 \mu A$
RDS(on) Static Drain-to-Source On-State Resistance ③	IRFP460	—	0.24	0.27	$\Omega$	$V_{GS} = 10V, I_D = 11A$
	IRFP462	—	0.27	0.35		
ID(on) On-State Drain Current ③	IRFP460	20	—	—	A	$V_{DS} > I_{D(on)} \times R_{DS(on)}$ Max. $V_{GS} = 10V$
	IRFP462	17				
VGS(th) Gate Threshold Voltage	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$
gfs Forward Transconductance ③	ALL	13	19	—	S (Ω)	$V_{DS} = \geq 50V, I_{DS} = 11A$
IDSS Zero Gate Voltage Drain Current	ALL	—	—	250	$\mu A$	$V_{DS} = \text{Max. Rating}, V_{GS} = 0V$
		—	—	1000		$V_{DS} = 0.8 \times \text{Max. Rating}$ $V_{GS} = 0V, T_J = 125^\circ C$
IGSS Gate-to-Source Leakage Forward	ALL	—	—	500	nA	$V_{GS} = 20V$
IGSS Gate-to-Source Leakage Reverse	ALL	—	—	-500	nA	$V_{GS} = -20V$
Qg Total Gate Charge	ALL	—	120	190	nC	$V_{GS} = 10V, I_D = 21A$
Qgs Gate-to-Source Charge	ALL	—	18	—	nC	$V_{DS} = 0.8 \times \text{Max. Rating}$ See Fig. 16
Qgd Gate-to-Drain ("Miller") Charge	ALL	—	62	—	nC	(Independent of operating temperature)
td(on) Turn-On Delay Time	ALL	—	23	35	ns	$V_{DD} = 250V, I_D = 21A, R_G = 4.3\Omega$
tr Rise Time	ALL	—	81	120	ns	$R_D = 12\Omega$
td(off) Turn-Off Delay Time	ALL	—	85	130	ns	See Fig. 15
tf Fall Time	ALL	—	65	98	ns	(Independent of operating temperature)
LD Internal Drain Inductance	ALL	—	5.0	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die
LS Internal Source Inductance	ALL	—	13	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad
Ciss Input Capacitance	ALL	—	4100	—	pF	$V_{GS} = 0V, V_{DS} = 25V$
Coss Output Capacitance	ALL	—	480	—	pF	$f = 1.0 \text{ MHz}$
Crss Reverse Transfer Capacitance	ALL	—	84	—	pF	See Fig. 10
RthJC Junction-to-Case	ALL	—	—	0.50	°C/W	
RthCS Case-to-Sink	ALL	—	0.10	—	°C/W	Mounting surface flat, smooth, and greased
RthJA Junction-to-Ambient	ALL	—	—	30	°C/W	Free air operation
Mounting Torque	ALL	—	—	10	in. • lbs.	Standard 6-32 screw

① Repetitive Rating; Pulse width limited by maximum junction temperature (see figure 5) Refer to current HEXFET reliability report

③ Pulse width  $\leq 300 \mu s$ ; Duty Cycle  $\leq 2\%$

② @  $V_{DD} = 50V$ , Starting  $T_J = 25^\circ C$ ,  
 $L = 4.3 \text{ mH}$ ,  $R_G = 25\Omega$ ,  
Peak  $I_L = 20A$ . See Fig. 14.



4  
N-CHANNEL  
POWER MOSFETS

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
IS Continuous Source Current (Body Diode)	ALL	—	—	20	A	Modified MOSFET symbol showing the integral Reverse p-n junction rectifier
ISM Pulsed Source Current (Body Diode) ①	A-L	—	—	80	A	
VSD Diode Forward Voltage ②	ALL	—	—	1.8	V	$T_J = 25^\circ C, I_S = 21A, V_{GS} = 0V$
trr Reverse Recovery Time	ALL	280	580	1200	ns	$T_J = 25^\circ C, I_F = 21A, di/dt = 100 A/\mu s$
QRR Reverse Recovery Charge	ALL	3.8	8.1	18	$\mu C$	
ton Forward Turn-On Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$				



# IRFP460, IRFP462




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

# IRFP460, IRFP462




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

# IRFP460, IRFP462




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14a - Unclamped inductive test circuit.




Fig. 14b - Unclamped inductive waveforms.




Fig. 15a - Switching time test circuit.




Fig. 15b - Switching time waveforms.




Fig. 16a - Basic gate charge waveform.




Fig. 16b - Gate charge test circuit.

May 1992

### Features


- 6.8A, 5.9A and 600V
- $r_{DS(ON)} = 1.2\Omega$  and  $1.6\Omega$
- Isolated Central Mounting Hole
- Repetitive Avalanche Ratings
- Simple Drive Requirements
- Ease of Paralleling

### Description

The IRFPC40R and IRFPC42R are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFPC types are supplied in the JEDEC TO-247 plastic package.

### Package

 TO-247  
TOP VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRFPC40R	IRFPC42R	UNITS
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ .....	$I_D$ 6.8	5.9	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ 4.3	3.7	A
Pulsed Drain Current (2) .....	$I_{DM}$ 27	24	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$ 150	150	W
Linear Derating Factor .....	1.2	1.2	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (3) .....	$E_{as}$ 410	410	mJ
(See Figure 14)			
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	$^\circ\text{C}$

#### NOTES:

1. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
2. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
3.  $V_{DD} = 50\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 16\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 6.8\text{A}$

# Specifications IRFPC40R, IRFPC40R

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	600	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = 20V$	-	-	500	nA	
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = -20V$	-	-	-500	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$	
On-State Drain Current (Note 1) IRFPC40R IRFPC42R	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max. } V_{GS} = 10V$	6.8	-	-	A	
			5.9	-	-	A	
Static Drain-Source On-State Resistance (Note 1) IRFPC40R IRFPC42R	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 3.7A$	-	0.97	1.2	$\Omega$	
			-	1.2	1.6	$\Omega$	
Forward Transconductance (Note 1)	$g_{fs}$	$I_D = 3.7A, V_{DS} \geq 100V$	4.9	7.3	-	S( $\bar{S}$ )	
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 10	-	1300	-	pF	
Output Capacitance	$C_{OSS}$		-	160	-	pF	
Reverse Transfer Capacitance	$C_{RSS}$		-	45	-	pF	
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 200V, I_D = 6.2A, R_G = 9.1\Omega$ $R_D = 47\Omega$ . (Independent of operating temperature) See Figure 15.	-	13	20	ns	
Rise Time	$t_r$		-	18	27	ns	
Turn-Off Delay Time	$t_{d(OFF)}$		-	55	83	ns	
Fall Time	$t_f$		-	20	30	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$		$V_{GS} = 10V, I_D = 6.2A, V_{DS} = 0.6V \times \text{Max Rating}$ . See Figure 16 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	40	60	nC
Gate-Source Charge	$Q_{gs}$		-	5.5	8.3	nC	
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	20	30	nC	
Internal Drain Inductance	$L_D$	Measured from the drain lead, 6mm (0.25") from package to center of die.		-	5.0	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from package to source bonding pad.		-	12.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	0.83	$^\circ\text{C/W}$	
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.10	-	$^\circ\text{C/W}$	
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	30	$^\circ\text{C/W}$	

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	6.8	A
Pulse Source Current (Body Diode) (Note 1)	$I_{SM}$		-	-	27	A
Diode Forward Voltage (Note 3)	$V_{SD}$	$T_J = +25^\circ\text{C}, I_S = 6.2A, V_{GS} = 0V$	-	-	1.5	V
Reverse Recovery Time	$t_{rr}$	$T_J = +25^\circ\text{C}, I_F = 6.2A, dI_F/dt = 100A/\mu s$	200	450	940	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +25^\circ\text{C}, I_F = 6.2A, dI_F/dt = 100A/\mu s$	1.8	3.8	7.9	$\mu\text{C}$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

### NOTES:

- Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
- $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 16\text{mH}$ ,  $R_{GS} = 25\Omega$ ,  $I_{PEAK} = 6.8A$



# IRFPC40R, IRFPC42R




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

# IRFPC40R, IRFPC42R




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage

# IRFPC40R, IRFPC42R




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Unclamped Inductive Test Circuit




Fig. 14b - Unclamped Inductive Waveforms




Fig. 14c - Maximum Avalanche Energy Vs. Starting Junction Temperature




Fig. 15a - Switching Time Test Circuit




Fig. 15b - Switching Time Waveforms

4  
N-CHANNEL  
POWER MOSFETS

# IRFPC40R, IRFPC42R




Fig. 16a - Basic Gate Charge Waveform




Fig. 16b - Gate Charge Test Circuit

## High Voltage N-Channel Enhancement Mode Power Field Effect Transistor

August 1991

### Features


- IRFPG40: 4.3A, 1000V,  $r_{DS(ON)} = 3.5\Omega$
- IRFPG42: 3.9A, 1000V,  $r_{DS(ON)} = 4.2\Omega$
- UIS SOA Rating Curve (Single Pulse)
- $-55^{\circ}\text{C}$  to  $150^{\circ}\text{C}$  Operating and Storage Temperature

### Description

The IRFPG40 and IRFPG42 are n-channel enhancement mode silicon-gate power field effect transistors. They are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFPG40 and IRFPG42 are supplied in the JEDEC TO-247 plastic package.

### Package

 TO-247  
TOP VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^{\circ}\text{C}$ ) Unless Otherwise Specified

	IRFPG40	IRFPG42	UNITS	
Drain-Source .....	$V_{DSS}$	1000	1000	V
Drain-Gate .....	$V_{DGR}$	1000	1000	V
Continuous Drain Current .....	$I_D$	4.3	3.9	A
Pulsed Drain Current .....	$I_{DM}$	17	16	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation				
$T_C = 25^{\circ}\text{C}$ .....	$P_D$	150	150	W
Derate Above $T_C = 25^{\circ}\text{C}$ .....		0.83	0.83	W/ $^{\circ}\text{C}$
Single Pulse Avalanche Energy Rating .....	$E_{as}$	490	490	mJ
(See Figure 13)				
Operating and Storage Junction .....	$T_J, T_{STG}$	$-55$ to $+150$	$-55$ to $+150$	$^{\circ}\text{C}$
Temperature Range				

## Specifications IRFPG40, IRFPG42

**Electrical Characteristics** ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 0.25\text{mA}, V_{GS} = 0\text{V}$	1000	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 0.25\text{mA}$	2.0	4.0	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{GS} = 0\text{V}$	-		$\mu\text{A}$
		$V_{DS} = 1000\text{V}, T_C = 25^\circ\text{C}$	-	250	$\mu\text{A}$
		$V_{DS} = 800\text{V}, T_C = 150^\circ\text{C}$	-	1000	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}$	-	$\pm 500$	nA
On Resistance IRFPG40 IRFPG42	$r_{DS(ON)}$	$I_D = 2.5\text{A}, V_{GS} = 10\text{V}$	-	3.5	$\Omega$
			-	4.2	$\Omega$
Forward Transconductance	$g_{fs}$	$I_D = 2.5\text{A}, V_{DS} = 100\text{V}$	3.5	-	S
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 500\text{V}, I = 3.9\text{A}$ $R_G = 9.1\Omega$ $R_D = 120\Omega$ See Figure 14	-	30	ns
Rise Time	$t_r$		-	50	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	170	ns
Fall Time	$t_f$		-	50	ns
Total Gate Charge	$Q_g$		$I_D = 3.9\text{A}, V_{DS} = 800\text{V}, V_{GS} = 10\text{V}$	-	120
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	0.83	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$		-	40	$^\circ\text{C/W}$

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Forward Voltage	$V_{SD}$	$I_{SD} = 4.3\text{A}$	-	1.8	V
Reverse Recovery Time	$t_{rr}$	$I_F = 3.9\text{A}, dI_F/dT = 100\text{A}/\mu\text{s}$	-	1000	ns

# IRFPG40, IRFPG42




Figure 1 - Typical output characteristics.




Figure 2 - Typical transfer characteristics.




Figure 3 - Typical saturation characteristics.




Figure 4 - Maximum safe operating area.




Figure 5 - Power vs. temperature derating curve.




Figure 6 - Typical forward transconductance.

# IRFPG40, IRFPG42




Figure 7 - Typical source-to-drain diode forward voltage.




Figure 8 - Breakdown voltage vs. temperature.




Figure 9 - Normalized drain-to-source on resistance.




Figure 10 - Typical capacitance vs. voltage.




Figure 11 - Typical gate charge.




Figure 12 - Typical drain-source on resistance.



# IRFPG40, IRFPG42




Figure 13 - Unclamped inductive switching SOA.




Figure 14 - Switching time test circuit.

August 1991

### Features

- 8.4A, 80V and 100V
- $r_{DS(on)} = 0.27\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance



### Description

The IRFR120, IRFR121, IRFU120, IRFU121 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFU series is supplied in the TO-251AA plastic package and the IRFR series is supplied in the TO-252AA surface-mount plastic package.


Because of space limitations branding (marking) on type IRFR120 is IRF120, IRFR121 is IFR121, IRFU120 is IFU120 and IRFU121 is IFU121.

### Packages



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

Gate-Source Voltage, $V_{GS}$ .....	$\pm 20\text{V}$
Continuous Drain Current, $I_D$	
$T_C = 25^\circ\text{C}$ .....	8.4A
$T_C = 100^\circ\text{C}$ .....	5.9A
Pulsed Drain Current (1), $I_{DM}$ .....	34A
Single-Pulse Avalanche Energy Rating (2), $E_{AS}$ .....	36mJ
(See Figure 14)	
Maximum Power Dissipation, $P_D$ .....	50W
Linear Derating Factor .....	0.4W/ $^\circ\text{C}$
Operating and Storage Junction	
Temperature Range, $T_J, T_{STG}$ .....	-55 to +175 $^\circ\text{C}$
Maximum Lead Temperature for Soldering, $T_L$ .....	300 $^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)	

#### NOTES:


1. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
2.  $V_{DD} = 25\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 770\mu\text{H}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 8.4\text{A}$  (See Figures 14 and 15)
3. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
4. Mounting pad must cover heatsink surface area. See Packages.

# IRFR120, IRFR121, IRFU120, IRFU121

## ELECTRICAL CHARACTERISTICS, At $T_J = 25^\circ\text{C}$ (Unless Otherwise Specified)


CHARACTERISTIC		TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	IRFR120	100	—	—	V	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 $\mu$ A
		IRFU120					
		IRFR121	80				
		IRFU121					
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance <sup>③</sup>	ALL	—	0.25	0.27	$\Omega$	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 5.9 A
I <sub>D(on)</sub>	On-State Drain Current <sup>③</sup>	ALL	8.4	—	—	A	V <sub>DS</sub> > I <sub>D(on)</sub> x R <sub>DS(on)</sub> Max. V <sub>GS</sub> = 10 V
V <sub>GS(th)</sub>	Gate Threshold Voltage	ALL	2.0	—	4.0	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 $\mu$ A
g <sub>fs</sub>	Forward Transconductance <sup>③</sup>	ALL	2.8	4.2	—	S(t)	V <sub>DS</sub> $\geq$ 50 V, I <sub>DS</sub> = 5.9 A
I <sub>OSS</sub>	Zero-Gate Voltage Drain Current	ALL	—	—	250	$\mu$ A	V <sub>DS</sub> = Max. Rating, V <sub>GS</sub> = 0 V
			—	—	1000		V <sub>DS</sub> = 0.8 x Max. Rating V <sub>GS</sub> = 0 V, T <sub>J</sub> = 150°C
I <sub>OSS</sub>	Gate-to-Source Leakage Forward	ALL	—	—	500	nA	V <sub>GS</sub> = 20 V
I <sub>OSS</sub>	Gate-to-Source Leakage Reverse	ALL	—	—	-500	nA	V <sub>GS</sub> = -20 V
Q <sub>G</sub>	Total Gate Charge	ALL	—	9.7	15	nC	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 8.4 A
Q <sub>GS</sub>	Gate-to-Source Charge	ALL	—	2.2	3.3		V <sub>DS</sub> = 0.8 x Max. Rating
Q <sub>GD</sub>	Gate-to-Drain ("Miller") Charge	ALL	—	2.3	3.4		See Fig. 16. (Independent of operating temperature)
t <sub>d(on)</sub>	Turn-On Delay Time	ALL	—	8.8	13		V <sub>DD</sub> = 50 V, I <sub>D</sub> $\approx$ 8.4 A, R <sub>th</sub> = 18 $\Omega$
t <sub>r</sub>	Rise Time	ALL	—	30	45	ns	R <sub>D</sub> = 5.1 $\Omega$
t <sub>d(off)</sub>	Turn-Off Delay Time	ALL	—	19	29		See Fig. 15
t <sub>f</sub>	Fall Time	ALL	—	20	30		(Independent of operating temperature)
L <sub>D</sub>	Internal Drain Inductance	ALL	—	4.5	—		nH
L <sub>S</sub>	Internal Source Inductance	ALL	—	7.5	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.
C <sub>iss</sub>	Input Capacitance	ALL	—	350	—	pF	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V
C <sub>oss</sub>	Output Capacitance	ALL	—	130	—		f = 1.0 MHz
C <sub>rss</sub>	Reverse Transfer Capacitance	ALL	—	24	—		See Fig. 10

4  
N-CHANNEL  
POWER MOSFETS



## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC		TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
I <sub>S</sub>	Continuous Source Current (Body Diode)	ALL	—	—	8.4	A	Modified MOSFET symbol showing the integral reverse p-n junction rectifier.
I <sub>SM</sub>	Pulsed Source Current (Body Diode) <sup>①</sup>	ALL	—	—	34		
V <sub>SD</sub>	Diode Forward Voltage <sup>③</sup>	ALL	—	—	2.5	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 8.4 A, V <sub>GS</sub> = 0 V
t <sub>rr</sub>	Reverse Recovery Time	ALL	55	110	240	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 8.4 A, di/dt = 100 A/ $\mu$ s
Q <sub>RR</sub>	Reverse Recovery Charge	ALL	0.25	0.53	1.1	$\mu$ C	
t <sub>on</sub>	Forward Turn-On Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .				



## THERMAL RESISTANCE

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS
R <sub>th(jc)</sub>	Junction-to-Case	ALL	—	—	3.0
R <sub>th(cs)</sub>	Case-to-Sink	ALL	—	1.7	°C/W
R <sub>th(ja)</sub>	Junction-to-Ambient	ALL	—	—	

- ① Repetitive Rating; Pulse width limited by maximum junction temperature (see Fig. 5).      ③ Pulse Width  $\leq$  300  $\mu$ s; Duty Cycle  $\leq$  2%.      ④ Mounting pad must cover heatsink surface area. See Case Style drawing on front page.
- ② At V<sub>DD</sub> = 25 V, Starting T<sub>J</sub> = 25°C, L = 770  $\mu$ H, R<sub>th</sub> = 25  $\Omega$ , Peak I<sub>L</sub> = 8.4 A.

# IRFR120, IRFR121, IRFU120, IRFU121

The information shown on the following graphs applies also to the IRFU devices.




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

# IRFR120, IRFR121, IRFU120, IRFU121




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

4  
N-CHANNEL  
POWER MOSFETS

# IRFR120, IRFR121, IRFU120, IRFU121




Fig. 12 — Typical on-resistance vs. drain current




Fig. 13 — Maximum drain current vs. case temperature




Fig. 14a — unclamped inductive test circuit




Fig. 15a — switching time test circuit




Fig. 14b — unclamped inductive waveforms




Fig. 15b — switching time waveforms




Fig. 16a — Basic gate charge waveform




Fig. 16b — Gate charge test circuit

# IRFR220/221/222 IRFU220/221/222

N-Channel Power MOSFETs  
Avalanche-Energy-Rated

August 1991

### Features

- 3.8A and 4.6A, 150V and 200V
- $r_{DS(on)} = 0.80\Omega$  and  $1.2\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance



### Description

The IRFR220, IRFR221, IRFR222, IRFU220, IRFU221 and IRFU222 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFU series is supplied in the TO-251AA plastic package and the IRFR series is supplied in the TO-252AA surface-mount plastic package.


Because of space limitations branding (marking) on type IRFR220 is IRF220, IRFR221 is IFR221, IRFR222 is IRF222, IRFU220 is IFU220 and IRFU221 is IFU221, IRFU222 is IFU222.

### Packages



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	IRFR220/221 IRFU220/221	IRFR222 IRFU222	UNITS
Continuous Drain Current			
$T_C = 25^\circ\text{C}$ ..... $I_D$	4.6	3.8	A
$T_C = 100^\circ\text{C}$ ..... $I_D$	2.9	2.4	A
Pulsed Drain Current..... $I_{DM}$	18	15	A
Gate-Source Voltage..... $V_{GS}$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = 25^\circ\text{C}$ ..... $P_D$	50	50	W
Linear Derating Factor.....	0.4	0.4	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (2)..... $E_{AS}$	85	85	mJ
Operating and Storage Junction..... $T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range			
Maximum Lead Temperature for Soldering..... $T_L$ (0.063" (1.6mm) from case for 10s)	300	300	$^\circ\text{C}$

#### NOTES:

1. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
2.  $V_{DD} = 10\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 6.18\text{mH}$ ,  $R_G = 50\Omega$ , Peak  $I_L = 4.6\text{A}$
3. Mounting pad must cover heatsink surface area. See Packages.

# IRFR220, IRFR221, IRFR222, IRFU220, IRFU221, IRFU222


## ELECTRICAL CHARACTERISTICS, At $T_J = 25^\circ\text{C}$ (Unless Otherwise Specified)

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
$BV_{DSS}$ Drain-to-Source Breakdown Voltage	IRFR221	150	—	—	V	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$
	IRFU221					
	IRFR220	200	—	—		
	IRFR222					
	IRFU222					
$R_{DS(on)}$ Static Drain-to-Source On-State Resistance <sup>①</sup>	IRFR220	—	0.47	0.80	$\Omega$	$V_{GS} = 10\text{ V}, I_D = 2.4\text{ A}$
	IRFR221					
	IRFU220					
	IRFU221	—	0.80	1.2		
	IRFR222					
IRFU222						
$I_{D(on)}$ On-State Drain Current <sup>②</sup>	IRFR220	4.6	—	—	A	$V_{GS} > I_{D(on)} \times R_{DS(on)}$ Max. $V_{GS} = 10\text{ V}$
	IRFR221					
	IRFU220					
	IRFU221					
	IRFR222	3.8				
IRFU222						
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$
$g_{fs}$ Forward Transconductance <sup>③</sup>	ALL	1.7	2.6	—	S (t)	$V_{DS} \geq 50\text{ V}, I_{DS} = 2.4\text{ A}$
$I_{DSS}$ Zero-Gate Voltage Drain Current	ALL	—	—	250	$\mu\text{A}$	$V_{GS} = \text{Max. Rating}, V_{DS} = 0\text{ V}$
		—	—	1000		$V_{GS} = 0.8 \times \text{Max. Rating}$ $V_{DS} = 0\text{ V}, T_J = 125^\circ\text{C}$
$I_{DSS}$ Gate-to-Source Leakage Forward	ALL	—	—	500	nA	$V_{GS} = 20\text{ V}$
$I_{DSS}$ Gate-to-Source Leakage Reverse	ALL	—	—	-500	nA	$V_{GS} = -20\text{ V}$
$Q_g$ Total Gate Charge	ALL	—	12	18	nC	$V_{GS} = 10\text{ V}, I_D = 4.6\text{ A}$
$Q_{gs}$ Gate-to-Source Charge	ALL	—	2.3	3.4		$V_{GS} = 0.8 \times \text{Max. Rating}$
$Q_{gd}$ Gate-to-Drain ("Miller") Charge	ALL	—	4.5	6.8		See Fig. 16. (Independent of operating temperature)
$t_d(on)$ Turn-On Delay Time	ALL	—	8.8	13		$V_{DD} = 100\text{ V}, I_D \approx 4.6\text{ A}, R_G = 18\ \Omega$
$t_r$ Rise Time	ALL	—	27	41	ns	$R_D = 18\ \Omega$
$t_d(off)$ Turn-Off Delay Time	ALL	—	21	32		See Fig. 15
$t_f$ Fall Time	ALL	—	14	21		(Independent of operating temperature)
$L_D$ Internal Drain Inductance	ALL	—	4.5	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.
$L_S$ Internal Source Inductance	ALL	—	7.5	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.
$C_{iss}$ Input Capacitance	ALL	—	330	—	pF	$V_{GS} = 0\text{ V}, V_{DS} = 25\text{ V}$
$C_{oss}$ Output Capacitance	ALL	—	120	—		$f = 1.0\text{ MHz}$
$C_{rss}$ Reverse Transfer Capacitance	ALL	—	41	—		See Fig. 10



## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
$I_S$ Continuous Source Current (Body Diode)	ALL	—	—	4.6	A	Modified MOSFET symbol showing the integral reverse p-n junction rectifier.
$V_{SD}$ Diode Forward Voltage <sup>④</sup>	ALL	—	—	1.8	V	$T_J = 25^\circ\text{C}, I_S = 4.6\text{ A}, V_{GS} = 0\text{ V}$
$t_r$ Reverse Recovery Time	ALL	69	170	400	ns	$T_J = 25^\circ\text{C}, I_F = 4.6\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$
$Q_{rr}$ Reverse Recovery Charge	ALL	0.30	0.72	1.8	$\mu\text{C}$	
$t_{on}$ Forward Turn-On Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .				



## THERMAL RESISTANCE

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
$R_{\theta JC}$ Junction-to-Case	ALL	—	—	2.5	$^\circ\text{C}/\text{W}$	
$R_{\theta CS}$ Case-to-Sink	ALL	—	1.7	—		Typical solder mount <sup>⑤</sup>
$R_{\theta JA}$ Junction-to-Ambient	ALL	—	—	110		Typical socket mount

<sup>①</sup> Pulse Width  $\leq 300\ \mu\text{s}$ ; Duty Cycle  $\leq 2\%$ .

<sup>②</sup>  $V_{DD} = 10\text{ V}$ . Starting  $T_J = 25^\circ\text{C}$ ,  $L = 6.18\text{ mH}$ ,  $R_G = 50\ \Omega$ , Peak  $I_L = 4.6\text{ A}$ .

<sup>⑤</sup> Mounting pad must cover heatsink surface area. See Case Style drawing on front page.



# IRFR220, IRFR221, IRFR222, IRFU220, IRFU221, IRFU222

The information shown on the following graphs applies also to the IRFU devices.




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

**IRFR220, IRFR221, IRFR222, IRFU220, IRFU221, IRFU222**




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

# IRFR220, IRFR221, IRFU220, IRFU221




Fig. 12 — Typical on-resistance vs. drain current




Fig. 13 — Maximum drain current vs. case temperature




Fig. 14a — unclamped inductive test circuit




Fig. 15a — switching time test circuit




Fig. 14b — unclamped inductive waveforms




Fig. 15b — switching time waveforms




Fig. 16a — Basic gate charge waveform




Fig. 16b — Gate charge test circuit

# IRFR320/321/322 IRFU320/321/322

N-Channel Power MOSFETs  
Avalanche-Energy-Rated

August 1991

### Features

- 2.6A and 3.1A, 350V and 400V
- $r_{DS(on)} = 1.80\Omega$  and  $2.5\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance



### Description

The IRFR320, IRFR321, IRFR322, IRFU320, IRFU321 and IRFU322 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFU series is supplied in the TO-251AA plastic package and the IRFR series is supplied in the TO-252AA surface-mount plastic package.


Because of space limitations branding (marking) on type IRFR320 is IRF320, IRFR321 is IFR321, IRFR322 is IRF322, IRFU320 is IFU320 and IRFU321 is IFU321, IRFU322 is IFU322.

### Packages



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified


	IRFU320/321 IRFR320/321	IRFU322 IRFR322	UNITS
Continuous Drain Current			
$T_C = 25^\circ\text{C}$ .....	$I_D$ 3.1	2.6	A
$T_C = 100^\circ\text{C}$ .....	$I_D$ 2.0	1.7	A
Pulsed Drain Current.....	$I_{DM}$ 12	10	A
Gate-Source Voltage.....	$V_{GS}$ $\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = 25^\circ\text{C}$ .....	$P_D$ 50	50	W
Linear Derating Factor.....	0.4	0.4	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (2).....	$E_{AS}$ 190	190	mJ
Operating and Storage Junction Temperature Range	$T_J, T_{STG}$ -55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s).....	$T_L$ 300	300	$^\circ\text{C}$

#### NOTES:


1. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
2.  $V_{DD} = 50\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 3.1\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 3.1\text{A}$
3. Mounting pad must cover heatsink surface area. See Packages.

# Specifications IRFR320, IRFR321, IRFR322, IRFU320, IRFU321, IRFU322

## ELECTRICAL CHARACTERISTICS, At $T_J = 25^\circ\text{C}$ (Unless Otherwise Specified)

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
$BV_{DSS}$ Drain-to-Source Breakdown Voltage	IRFR321	350	—	—	V	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{s}$
	IRFU321	—	—	—		
	IRFR320	400	—	—		
	IRFU322					
	IRFR320					
$R_{DS(on)}$ Static Drain-to-Source On-State Resistance ①	IRFR320	—	1.6	1.8	$\Omega$	$V_{GS} = 10\text{ V}, I_D = 1.7\text{ A}$
	IRFR321					
	IRFU320	—	1.6	2.5		
	IRFU321					
	IRFR322					
$I_D(on)$ On-State Drain Current ①	IRFR320	3.1	—	—	A	$V_{DS} > I_D(on) \times R_{DS(on)}$ Max. $V_{GS} = 10\text{ V}$
	IRFU320					
	IRFR321					
	IRFU321					
	IRFR322	2.6				
$V_{GS(th)}$ Gate Threshold Voltage ①	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$
$g_{fs}$ Forward Transconductance	ALL	1.7	2.6	—	S (Ω)	$V_{DS} \geq 50\text{ V}, I_{DS} = 1.7\text{ A}$
$I_{DSS}$ Zero-Gate Voltage Drain Current	ALL	—	—	250	$\mu\text{A}$	$V_{DS} = \text{Max. Rating}, V_{GS} = 0\text{ V}$
		—	—	1000		$V_{DS} = 0.8 \times \text{Max. Rating}$ $V_{GS} = 0\text{ V}, T_J = 125^\circ\text{C}$
$I_{GSS}$ Gate-to-Source Leakage Forward	ALL	—	—	500	nA	$V_{DS} = 20\text{ V}$
$I_{GSS}$ Gate-to-Source Leakage Reverse	ALL	—	—	-500	nA	$V_{DS} = -20\text{ V}$
$Q_g$ Total Gate Charge	ALL	—	13	20	nC	$V_{DS} = 10\text{ V}, I_D = 3.1\text{ A}$
$Q_{gs}$ Gate-to-Source Charge	ALL	—	2.2	3.3	nC	$V_{DS} = 0.8 \times \text{Max. Rating}$
$Q_{gd}$ Gate-to-Drain ("Miller") Charge	ALL	—	7.2	11	nC	See Fig. 16. (Independent of operating temperature)
$t_{D(on)}$ Turn-On Delay Time	ALL	—	10	15	ns	$V_{DD} = 200\text{ V}, I_D \approx 3.1\text{ A}, R_{\theta} = 18\ \Omega$ $R_{\theta} = 56\ \Omega$ See Fig. 15 (Independent of operating temperature)
$t_r$ Rise Time	ALL	—	14	21		
$t_{D(off)}$ Turn-Off Delay Time	ALL	—	30	45		
$t_f$ Fall Time	ALL	—	13	20		
$L_D$ Internal Drain Inductance	ALL	—	4.5	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die. Modified MOSFET symbol showing the internal inductances.
$L_S$ Internal Source Inductance	ALL	—	7.5	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad. 
$C_{iss}$ Input Capacitance	ALL	—	350	—	pF	$V_{GS} = 0\text{ V}, V_{DS} = 25\text{ V}$ $f = 1.0\text{ MHz}$ See Fig. 10
$C_{oss}$ Output Capacitance	ALL	—	64	—		
$C_{riss}$ Reverse Transfer Capacitance	ALL	—	8.1	—		

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
$I_S$ Continuous Source Current (Body Diode)	ALL	—	—	3.1	A	Modified MOSFET symbol showing the integral reverse p-n junction rectifier. 
$V_{SD}$ Diode Forward Voltage ①	ALL	—	—	1.6	V	$T_J = 25^\circ\text{C}, I_S = 3.1\text{ A}, V_{GS} = 0\text{ V}$
$t_{rr}$ Reverse Recovery Time	ALL	120	270	600	ns	$T_J = 25^\circ\text{C}, I_F = 3.1\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$
$Q_{RR}$ Reverse Recovery Charge	ALL	0.64	1.4	3.0	$\mu\text{C}$	
$t_{on}$ Forward Turn-On Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .				

## THERMAL RESISTANCE

$R_{\theta JC}$ Junction-to-Case	ALL	—	—	2.5	$^\circ\text{C}/\text{W}$	Typical solder mount ③
$R_{\theta CS}$ Case-to-Sink	ALL	—	1.7	—		
$R_{\theta JA}$ Junction-to-Ambient	ALL	—	—	110		

① Pulse Width  $\leq 300\ \mu\text{s}$ ; Duty Cycle  $\leq 2\%$ .

②  $V_{DD} = 50\text{ V}$ , Starting  $T_J = 25^\circ\text{C}$ ,  
 $L = 3.1\text{ mH}, R_{\theta} = 25\ \Omega$ , Peak  $I_L = 3.1\text{ A}$ .

③ Mounting pad must cover heatsink surface area. See Case Style drawing on front page.

4  
N-CHANNEL  
POWER MOSFETS

# IRFR320, IRFR321, IRFR322, IRFU320, IRFU321, IRFU322

The information shown on the following graphs applies also to the IRFU devices.




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRFR320, IRFR321, IRFR322, IRFU320, IRFU321, IRFU322




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

**IRFR320, IRFR321, IRFR322, IRFU320, IRFU321, IRFU322**




Fig. 12 — Typical on-resistance vs. drain current




Fig. 13 — Maximum drain current vs. case temperature




Fig. 14a — unclamped inductive test circuit




Fig. 15a — switching time test circuit




Fig. 14b — unclamped inductive waveforms




Fig. 15b — switching time waveforms




Fig. 16a — Basic gate charge waveform




Fig. 16b — Gate charge test circuit



August 1991

### Features

- 2.2A and 2.5A, 450V and 500V
- $r_{DS(on)} = 3.0\Omega$  and  $4.0\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description


The IRFR420, IRFR421, IRFR422, IRFU420, IRFU421 and IRFU422 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFU series is supplied in the TO-251AA plastic package and the IRFR series is supplied in the TO-252AA surface-mount plastic package.


Because of space limitations branding (marking) on type IRFR420 is IRF420, IRFR421 is IFR421, IRFR422 is IRF422, IRFU420 is IFU420 and IRFU421 is IFU421, IRFU422 is IFU422.

### Packages

IRFU420/421/422 TO-251AA  
TOP VIEW




IRFR420/421/422 TO-252AA  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFU420/421 IRFR420/421	IRFU422 IRFR422	UNITS
Continuous Drain Current			
$T_C = 25^\circ\text{C}$ .....	$I_D$ 2.5	2.2	A
$T_C = 100^\circ\text{C}$ .....	$I_D$ 1.6	1.4	A
Pulsed Drain Current.....	$I_{DM}$ 8	7	A
Gate-Source Voltage.....	$V_{GS}$ $\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = 25^\circ\text{C}$ .....	$P_D$ 50	50	W
Linear Derating Factor.....	0.4	0.4	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (2).....	$E_{AS}$ 210	210	mJ
Operating and Storage Junction Temperature Range.....	$T_J, T_{STG}$ -55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s).....	$T_L$ 300	300	$^\circ\text{C}$

#### NOTES:


1. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
2.  $V_{DD} = 50\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 60\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 2.5\text{A}$
3. Mounting pad must cover heatsink surface area. See Packages.

# Specifications IRFR420, IRFR421, IRFR422, IRFU420, IRFU421, IRFU422

ELECTRICAL CHARACTERISTICS, At  $T_J = 25^\circ\text{C}$  (Unless Otherwise Specified)

CHARACTERISTIC		TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	IRFR421	450	—	—	V	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 $\mu$ A
		IRFU421	—	—	—		
		IRFR420	500	—	—		
		IRFR422					
		IRFU420					
IRFU422							
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance ①	IRFR420	—	2.9	3.0	$\Omega$	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.3 A
		IRFR421					
		IRFU420					
		IRFU421					
		IRFR422					
IRFU422	4.0						
I <sub>D(on)</sub>	On-State Drain Current ①	IRFR420	2.5	—	—	A	V <sub>GS</sub> > I <sub>D(on)</sub> x R <sub>DS(on)</sub> Max. V <sub>GS</sub> = 10 V
		IRFR421					
		IRFU420					
		IRFU421					
		IRFR422					
IRFU422	2.2						
V <sub>GS(th)</sub>	Gate Threshold Voltage	ALL	2.0	—	4.0	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 $\mu$ A
g <sub>f</sub>	Forward Transconductance ①	ALL	1.5	2.2	—	S (U)	V <sub>DS</sub> $\geq$ 50 V, I <sub>DS</sub> = 1.4 A
I <sub>DSS</sub>	Zero-Gate Voltage Drain Current	ALL	—	—	250	$\mu$ A	V <sub>GS</sub> = Max. Rating, V <sub>DS</sub> = 0 V
			—	—	1000		V <sub>GS</sub> = 0.8 x Max. Rating V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 $^\circ$ C
I <sub>DSS</sub>	Gate-to-Source Leakage Forward	ALL	—	—	500	nA	V <sub>GS</sub> = 20 V
I <sub>DSS</sub>	Gate-to-Source Leakage Reverse	ALL	—	—	-500	nA	V <sub>GS</sub> = -20 V
Q <sub>g</sub>	Total Gate Charge	ALL	—	13	19	nC	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.5 A
Q <sub>gs</sub>	Gate-to-Source Charge	ALL	—	2.2	3.3		V <sub>GS</sub> = 0.8 x Max. Rating
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge	—	—	6.8	10		See Fig. 16. (Independent of operating temperature)
t <sub>d(on)</sub>	Turn-On Delay Time	ALL	—	10	15	ns	V <sub>DD</sub> = 250 V, I <sub>D</sub> $\approx$ 2.5 A, R <sub>th</sub> = 18 $\Omega$ R <sub>th</sub> = 100 $\Omega$ See Fig. 15 (Independent of operating temperature)
t <sub>r</sub>	Rise Time	ALL	—	12	18		
t <sub>d(off)</sub>	Turn-Off Delay Time	ALL	—	28	42		
t <sub>f</sub>	Fall Time	ALL	—	12	18		
L <sub>D</sub>	Internal Drain Inductance	ALL	—	4.5	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.
L <sub>S</sub>	Internal Source Inductance	ALL	—	7.5	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.
C <sub>iss</sub>	Input Capacitance	ALL	—	350	—	pF	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V f = 1.0 MHz See Fig. 10
C <sub>oss</sub>	Output Capacitance	ALL	—	54	—		
C <sub>rss</sub>	Reverse Transfer Capacitance	ALL	—	9.6	—		

Modified MOSFET symbol showing the internal inductances.



## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC		TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS	
I <sub>S</sub>	Continuous Source Current (Body Diode)	ALL	—	—	2.5	A	Modified MOSFET symbol showing the integral reverse p-n junction rectifier.	
I <sub>SM</sub>	Pulsed Source Current (Body Diode)	ALL	—	—	8			
V <sub>SD</sub>	Diode Forward Voltage ①	ALL	—	—	1.6	V	T <sub>J</sub> = 25 $^\circ$ C, I <sub>S</sub> = 2.5 A, V <sub>GS</sub> = 0 V	
t <sub>rr</sub>	Reverse Recovery Time	ALL	130	270	540	ns	T <sub>J</sub> = 25 $^\circ$ C, I <sub>r</sub> = 2.5 A, di/dt = 100 A/ $\mu$ s	
Q <sub>RR</sub>	Reverse Recovery Charge	ALL	0.57	1.2	2.3	$\mu$ C		
t <sub>on</sub>	Forward Turn-On Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .					

## THERMAL RESISTANCE

R <sub>th(jc)</sub>	Junction-to-Case	ALL	—	—	2.5	$^\circ\text{C/W}$	
R <sub>th(cs)</sub>	Case-to-Sink	ALL	—	1.7	—		Typical solder mount ②
R <sub>th(ja)</sub>	Junction-to-Ambient	ALL	—	—	110		Typical socket mount

① Pulse Width  $\leq$  300  $\mu$ s; Duty Cycle  $\leq$  2%.

② V<sub>DD</sub> = 50 V, Starting T<sub>J</sub> = 25 $^\circ$ C, L = 60 mH, R<sub>th</sub> = 25  $\Omega$ , Peak I<sub>L</sub> = 2.5 A.

③ Mounting pad must cover heatsink surface area. See Case Style drawing on front page.

**IRFR420, IRFR421, IRFR422, IRFU420, IRFU421, IRFU422**




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

**4**  
**N-CHANNEL**  
**POWER MOSFETS**

**IRFR420, IRFR421, IRFR422, IRFU420, IRFU421, IRFU422**




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

**IRFR420, IRFR421, IRFR422, IRFU420, IRFU421, IRFU422**




Fig. 12 — Typical on-resistance vs. drain current




Fig. 13 — Maximum drain current vs. case temperature




Fig. 14a — unclamped inductive test circuit




Fig. 15a — switching time test circuit




Fig. 14b — unclamped inductive waveforms




Fig. 15b — switching time waveforms




Fig. 16a — Basic gate charge waveform




Fig. 16b — Gate charge test circuit

August 1991

### Features


- 1A, 80V and 100V
- $R_{DS(on)} = 1.2\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFL1N08 and RFL1N10 are n-channel enhancement mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFL-series types are supplied in the JEDEC TO-205AF metal package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFL1N08	RFL1N10	UNITS
Drain-Source Voltage .....	80	100	V
Drain-Gate Voltage ( $R_{GS} = 1\text{M}\Omega$ ) .....	80	100	V
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	V
Drain Current, RMS Continuous .....	1	1	A
Pulsed .....	5	5	A
Power Dissipation Total @ $T_C = 25^\circ\text{C}$ .....	8.33	8.33	W
Derating Above $T_C = 25^\circ\text{C}$ .....	0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFL1N08, RFL1N10

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N08		RFL1N10		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0$	80	-	100	-	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 65\text{V}$	-	1	-	-	$\mu\text{A}$
		$V_{DS} = 80\text{V}$	-	-	-	1	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ $V_{DS} = 65\text{V}$	-	50	-	-	$\mu\text{A}$
		$V_{DS} = 80\text{V}$	-	-	-	50	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	1.2	-	1.2	V
		$I_D = 2\text{A}, V_{GS} = 10\text{V}$	-	3.3	-	3.3	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	1.2	-	1.2	$\Omega$
Forward Transconductance	$g_{fs}^*$	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	400	-	400	-	S ( $\Omega$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	$C_{OSS}$		-	80	-	80	pF
Reverse-Transfer Capacitance	$C_{RSS}$		-	25	-	25	pF
Turn-On Delay Time	$t_{d(on)}$		$I_D = 1\text{A}, V_{DD} = 50\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = 10\text{V}$	17 (typ)	25	17 (typ)	25
Rise Time	$t_r$		30 (typ)	45	30 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$		30 (typ)	45	30 (typ)	45	ns
Fall Time	$t_f$		30 (typ)	50	30 (typ)	50	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	15	-	15	$^\circ\text{C}/\text{W}$

4

N-CHANNEL  
POWER MOSFETS

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N08		RFL1N10		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^*$	$I_{SD} = 1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	100 (typ)	100 (typ)	100 (typ)	100 (typ)	ns

\* Pulsed: Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.

# RFL1N08, RFL1N10




Fig 1 - Maximum operating areas for all types.




Fig. 2 - Power dissipation vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.






Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features


- 1A, 120V and 150V
- $r_{DS(on)} = 1.9\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFL1N12 and RFL1N15 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFL-series types are supplied in the JEDEC TO-205AF metal package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFL1N12	RFL1N15	UNITS
Drain-Source Voltage .....	120	150	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	120	150	V
Continuous Drain Current .....	1A	1A	A
Pulsed Drain Current .....	5	5	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	8.33	8.33	W
Linear Derating Factor .....	0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Temperature .....	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFL1N12, RFL1N15

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N12		RFL1N15		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0$	120	-	120	-	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 2\text{mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 100\text{V}$	-	1	-	-	$\mu\text{A}$
		$V_{DS} = 120\text{V}$	-	-	-	1	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ $V_{DS} = 100\text{V}$	-	50	-	-	$\mu\text{A}$
		$V_{DS} = 120\text{V}$	-	-	-	50	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	1.9	-	1.9	V
		$I_D = 2\text{A}, V_{GS} = 10\text{V}$	-	6.3	-	6.3	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	1.9	-	1.9	$\Omega$
Forward Transconductance	$g_{fs}^*$	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	400	-	400	-	S ( $\Omega$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	$C_{OSS}$		-	80	-	80	pF
Reverse-Transfer Capacitance	$C_{RSS}$		-	25	-	25	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 75\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = 10\text{V}$	17 (typ)	25	17 (typ)	25	ns
Rise Time	$t_r$		30 (typ)	45	30 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$		30 (typ)	45	30 (typ)	45	ns
Fall Time	$t_f$		30 (typ)	50	30 (typ)	50	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	5	-	5	$^\circ\text{C/W}$

4

N-CHANNEL  
POWER MOSFETS

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N12		RFL1N15		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^*$	$I_{SD} = 1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	150 (typ)	150 (typ)	150 (typ)	150 (typ)	ns

\* Pulsed: Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.

# RFL1N12, RFL1N15




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.




Fig. 6. Normalized switching waveforms for constant gate-current drive.




Fig. 7. Typical saturation characteristics for all types.




Fig. 8. Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9. Capacitance as a function of drain-to-source voltage for all types.




Fig. 10. Typical forward transconductance as a function of drain current for all types.




Fig. 11. Switching Time Test Circuit.

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features


- 1A, 180V and 200V
- $r_{DS(on)} = 3.65\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFL1N18 and RFL1N20 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFL series types are supplied in the JEDEC TO-205AF metal package.

### Package

 TO-205AF  
BOTTOM VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFL1N18	RFL1N20	UNITS
Drain-Source Voltage .....	180	200	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	180	200	V
Continuous Drain Current .....	1	1	A
Pulsed Drain Current .....	5	5	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	8.33	8.33	W
Derate Above $T_C = +25^\circ\text{C}$ .....	0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Temperature .....	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFL1N18, RFL2N20

Electrical Characteristics ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N18		RFL2N20		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0$	180	-	200	-	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 2\text{mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 145\text{V}$	-	1	-	-	$\mu\text{A}$
		$V_{DS} = 160\text{V}$	-	-	-	1	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ $V_{DS} = 145\text{V}$	-	50	-	-	$\mu\text{A}$
		$V_{DS} = 160\text{V}$	-	-	-	50	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	3.65	-	3.65	V
		$I_D = 2\text{A}, V_{GS} = 10\text{V}$	-	8.3	-	8.3	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	3.65	-	3.65	$\Omega$
Forward Transconductance	$g_{fs}^*$	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	400	-	400	-	S ( $\bar{\cup}$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	$C_{OSS}$		-	60	-	60	pF
Reverse-Transfer Capacitance	$C_{RSS}$		-	25	-	25	pF
Turn-On Delay Time	$t_{d(on)}$		$I_D = 1\text{A}, V_{DD} = 100\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = 10\text{V}$	15 (typ)	25	15 (typ)	25
Rise Time	$t_r$	20 (typ)		30	20 (typ)	30	ns
Turn-Off Delay Time	$t_{d(off)}$	25 (typ)		40	25 (typ)	40	ns
Fall Time	$t_f$	30 (typ)		50	30 (typ)	50	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	-		15	-	15	$^\circ\text{C/W}$

4  
N-CHANNEL  
POWER MOSFETS

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N18		RFL2N20		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^*$	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	200 (typ)	200 (typ)	200 (typ)	200 (typ)	ns

\* Pulsed; Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Power dissipation vs. case temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.



# RFL1N18, RFL1N20




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

# RFL2N05 RFL2N06

## N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

### Features


- 2A, 50V and 60V
- $R_{DS(on)} = 0.95\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFL2N05 and RFL2N06 are n-channel enhancement mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFL-series types are supplied in the JEDEC TO-205AF metal package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFL2N05	RFL2N06	UNITS
Drain-Source Voltage .....	$V_{DSS}$ 50	60	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$ 50	60	V
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	V
Drain Current, RMS Continuous .....	$I_D$ 2	2	A
Pulsed .....	$I_{DM}$ 10	10	A
Power Dissipation Total @ $T_C = 25^\circ\text{C}$ .....	$P_D$ 8.33	8.33	W
Derating Above $T_C = 25^\circ\text{C}$ .....	0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFL2N05, RFL2N06

Electrical Characteristics ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL2N05		RFL2N06		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0$	50	-	60	-	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 40\text{V}$	-	1	-	-	$\mu\text{A}$
		$V_{DS} = 50\text{V}$	-	-	-	1	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ $V_{DS} = 40\text{V}$	-	50	-	-	$\mu\text{A}$
		$V_{DS} = 50\text{V}$	-	-	-	50	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	0.95	-	0.95	V
		$I_D = 2\text{A}, V_{GS} = 10\text{V}$	-	2.0	-	2.0	V
		$I_D = 4\text{A}, V_{GS} = 15\text{V}$	-	4.8	-	4.8	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	0.95	-	0.95	$\Omega$
Forward Transconductance	$g_{fs}^*$	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	400	-	400	-	S ( $\bar{\cup}$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	$C_{OSS}$		-	85	-	85	pF
Reverse-Transfer Capacitance	$C_{RSS}$		-	30	-	30	pF
Turn-On Delay Time	$t_{d(on)}$		$I_D = 1\text{A}, V_{DD} = 30\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = 10\text{V}$	6 (typ)	15	6 (typ)	15
Rise Time	$t_r$	14 (typ)		30	14 (typ)	30	ns
Turn-Off Delay Time	$t_{d(off)}$	16 (typ)		30	16 (typ)	30	ns
Fall Time	$t_f$	30 (typ)		50	30 (typ)	50	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	15	-	15	$^\circ\text{C}/\text{W}$

\* Pulsed: Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL2N05		RFL2N06		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^*$	$I_{SD} = 1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	100 (typ)	100 (typ)	100 (typ)	100 (typ)	ns

\* Pulsed: Pulse duration  $\leq 300\mu\text{s}$  max., duty cycle  $\leq 2\%$ .

4  
N-CHANNEL  
POWER MOSFETS

# RFL2N05, RFL2N06




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features


- 2A, 80V and 100V
- $r_{DS(on)} = 1.05\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFP2N08 and RFP2N10 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFP-types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFP2N08	RFP2N10	UNITS
Drain-Source Voltage .....	80	100	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	80	100	V
RMS Continuous Drain Current			
$T_C = +25^\circ\text{C}$ .....	2	2	A
Pulsed Drain Current .....	5	5	A
Gate-to-Source Voltage .....	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	25	25	W
$T_C > +25^\circ\text{C}$ .....	0.2	0.2	W/ $^\circ\text{C}$
Operating and Storage Junction .....	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range			

## Specifications RFP2N08, RFP2N10

Electrical Characteristics ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N08		RFP2N10		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	$V_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0$	80	-	100	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 65\text{V}$	-	1	-	-	$\mu\text{A}$
		$V_{DS} = 80\text{V}$	-	-	-	1	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ $V_{DS} = 65\text{V}$	-	50	-	-	$\mu\text{A}$
		$V_{DS} = 80\text{V}$	-	-	-	50	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	1.05	-	1.05	V
		$I_D = 2\text{A}, V_{GS} = 10\text{V}$	-	3.0	-	3.0	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	1.05	-	1.05	$\Omega$
Forward Transconductance	$g_{fs}^*$	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	400	-	400	-	S ( $\Omega$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	$C_{OSS}$		-	80	-	80	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	25	-	25	pF
Turn-On Delay Time	$t_{d(on)}$		$I_D = 1\text{A}, V_{DD} = 50\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = 10\text{V}$	17 (typ)	25	17 (typ)	25
Rise Time	$t_r$	30 (typ)		45	30 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$	30 (typ)		45	30 (typ)	45	ns
Fall Time	$t_f$	17 (typ)		25	17 (typ)	25	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	5	-	5	$^\circ\text{C/W}$

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N08		RFP2N10		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^*$	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	100 (typ)	100 (typ)	100 (typ)	100 (typ)	ns

\* Pulsed: Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.

4  
N-CHANNEL  
POWER MOSFETS

# RFP2N08, RFP2N10




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Normalized power dissipation vs. temperature derating curve




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.






Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features


- 2A, 120V and 150V
- $r_{DS(on)} = 1.75\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFP2N12 and RFP2N15 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFP series types are supplied in the JEDEC TO-220AB plastic package.

### Package

 TO-220AB  
TOP VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFP2N12	RFP2N15	UNITS
Drain-Source Voltage .....	120	150	V
Drain-Gate Voltage ( $R_{GS} = 1\text{M}\Omega$ ) .....	120	150	V
Continuous Drain Current .....	2	2	A
Pulsed Drain Current .....	5	5	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	25	25	W
Derate Above $T_C = +25^\circ\text{C}$ .....	0.2	0.2	W/ $^\circ\text{C}$
Operating and Storage Temperature .....	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFP2N12, RFP2N15

Electrical Characteristics ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N12		RFP2N15		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0$	120	-	150	-	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 2\text{mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 100\text{V}$	-	1	-	-	$\mu\text{A}$
		$V_{DS} = 120\text{V}$	-	-	-	1	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ $V_{DS} = 100\text{V}$	-	50	-	-	$\mu\text{A}$
		$V_{DS} = 120\text{V}$	-	-	-	50	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	1.75	-	1.75	V
		$I_D = 2\text{A}, V_{GS} = 10\text{V}$	-	6.0	-	6.0	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	1.75	-	1.75	$\Omega$
Forward Transconductance	$g_{fs}^*$	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	400	-	400	-	S (Ω)
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	$C_{OSS}$		-	80	-	80	pF
Reverse-Transfer Capacitance	$C_{RSS}$		-	25	-	25	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 75\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = 10\text{V}$	17 (typ)	25	17 (typ)	25	ns
Rise Time	$t_r$		30 (typ)	45	30 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$		30 (typ)	45	30 (typ)	45	ns
Fall Time	$t_f$		17 (typ)	25	17 (typ)	25	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	5	-	5	$^\circ\text{C/W}$

4  
N-CHANNEL  
POWER MOSFETS

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N12		RFP2N15		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^*$	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	150 (typ)	150 (typ)	150 (typ)	150 (typ)	ns

\* Pulsed: Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.

# RFP2N12, RFP2N15




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Normalized power dissipation vs temperature derating curve.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

August 1991

### Features

- 2A, 180V and 200V
- $r_{DS(on)} = 3.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The RFP2N18 and RFP2N20 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The RFP series types are supplied in the JEDEC TO-220AB plastic package.


### Package

TO-220AB  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFP2N18	RFP2N20	UNITS	
Drain-Source Voltage .....	$V_{DSS}$	180	200	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$	180	200	V
Continuous Drain Current .....	$I_D$	2	2	A
Pulsed Drain Current .....	$I_{DM}$	5	5	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$ .....	$P_D$	25	25	W
Derate Above $T_C = +25^\circ\text{C}$ .....		0.2	0.2	W/ $^\circ\text{C}$
Operating and Storage Temperature .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFP2N18, RFP2N20

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N18		RFP2N20		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	$V_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0$	180	-	200	-	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 2\text{mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 145\text{V}$	-	1	-	-	$\mu\text{A}$
		$V_{DS} = 160\text{V}$	-	-	-	1	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ $V_{DS} = 145\text{V}$	-	50	-	-	$\mu\text{A}$
		$V_{DS} = 160\text{V}$	-	-	-	50	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	3.5	-	3.5	V
		$I_D = 2\text{A}, V_{GS} = 10\text{V}$	-	8.0	-	8.0	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	3.5	-	3.5	$\Omega$
Forward Transconductance	$g_{fs}^*$	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	400	-	400	-	S ( $\Omega$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	$C_{OSS}$		-	60	-	60	pF
Reverse-Transfer Capacitance	$C_{RSS}$		-	25	-	25	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 100\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = 10\text{V}$	15 (typ)	25	15 (typ)	25	ns
Rise Time	$t_r$		20 (typ)	30	20 (typ)	30	ns
Turn-Off Delay Time	$t_{d(off)}$		25 (typ)	40	25 (typ)	40	ns
Fall Time	$t_f$		15 (typ)	25	15 (typ)	25	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$			-	5	-	5

4  
N-CHANNEL  
POWER MOSFETS

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N18		RFP2N20		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^*$	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	200 (typ)	200 (typ)	200 (typ)	200 (typ)	ns

\* Pulsed: Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.

# RFP2N18, RFP2N20




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Normalized power dissipation vs temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.






Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

# RFM3N45/3N50 RFP3N45/3N50

## N-Channel Enhancement Mode Power Field Effect Transistors

August 1991

### Features

- 3A, 450V and 500V
- $r_{DS(on)} = 3\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device



### Description

The RFM3N45 and RFM3N50 and the RFP3N45 and RFP3N50 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The RFM-series types are supplied in the JEDEC TO-204AA steel package and the RFP-series types in the JEDEC TO-220AB plastic package.


### Packages

TO-204AA


 TO-220AB  
TOP VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	RFM3N45	RFM3N50	RFP3N45	RFP3N50	UNITS	
Drain-Source Voltage .....	$V_{DSS}$	450	500	450	500	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$	450	500	450	500	V
Continuous Drain Current						
RMS Continuous .....	$I_D$	3	3	3	3	A
Pulsed Drain Current .....	$I_{DM}$	5	5	5	5	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	75	75	60	60	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....	$P_D$	0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

## Specifications RFM3N45, RFM3N50, RFP3N45, RFP3N50

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c$ )=25°C unless otherwise specified**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM3N45 RFP3N45		RFM3N50 RFP3N50		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	$V_{DS}$	$I_D = 1 \text{ mA}$ $V_{GS} = 0$	450	—	500	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1 \text{ mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 360 \text{ V}$ $V_{DS} = 400 \text{ V}$	—	10	—	—	$\mu\text{A}$
		$T_c = 125^\circ\text{C}$ $V_{DS} = 360 \text{ V}$ $V_{DS} = 400 \text{ V}$	—	50	—	50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20 \text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 1.5 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	4.5	—	4.5	V
		$I_D = 3 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	10.5	—	10.5	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 1.5 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	3	—	3	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS} = 10 \text{ V}$ $I_D = 1.5 \text{ A}$	1	—	1	—	mho
Input Capacitance	$C_{iss}$	$V_{DS} = 25 \text{ V}$	—	750	—	750	pF
Output Capacitance	$C_{oss}$	$V_{GS} = 0 \text{ V}$	—	150	—	150	
Reverse-Transfer Capacitance	$C_{rss}$	$f = 1 \text{ MHz}$	—	100	—	100	
Turn-On Delay Time	$t_d(on)$	$V_{DD} = 250 \text{ V}$ $I_D = 1.5 \text{ A}$ $R_{gen} = R_{gs} = 50 \Omega$ $V_{GS} = 10 \text{ V}$	30(Typ)	45	30(Typ)	45	ns
Rise Time	$t_r$		40(Typ)	60	40(Typ)	60	
Turn-Off Delay Time	$t_d(off)$		90(Typ)	135	90(Typ)	135	
Fall Time	$t_f$		50(Typ)	75	50(Typ)	75	
Thermal Resistance Junction-to-Case	$R_{\theta jc}$		RFM3N45, RFM3N50	—	1.67	—	
		RFP3N45, RFP3N50	—	2.083	—	2.083	

<sup>a</sup> Pulsed: Pulse duration=300  $\mu\text{s}$  max., duty cycle=2%.

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM3N45 RFP3N45		RFM3N50 RFP3N50		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD} = 1.5 \text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F = 4 \text{ A}$ $dI_F/dt = 100 \text{ A}/\mu\text{s}$	800(typ)		800(typ)		ns

\*Pulse Test: Width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .

**4**  
N-CHANNEL  
POWER MOSFETS

**RFM3N45, RFM3N50, RFP3N45, RFP3N50**




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Power dissipation vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types

# RFM3N45, RFM3N50, RFP3N45, RFP3N50




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit

August 1991

### Features


- 50A, 50V and 60V
- $r_{DS(on)} = 0.8\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFP4N05 and RFP4N06 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFP-series types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFP4N05	RFP4N06	UNITS
Drain-Source Voltage .....	50	60	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	50	60	V
Continuous Drain Current .....	4	4	A
Pulsed Drain Current .....	10	10	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	25	25	W
Linear Derating Factor .....	0.2	0.2	W/ $^\circ\text{C}$
Operating and Storage Temperature .....	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFP4N05, RFP4N06

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP4N05		RFP4N06		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0$	50	-	60	-	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 40\text{V}$	-	1	-	-	$\mu\text{A}$
		$V_{DS} = 50\text{V}$	-	-	-	1	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ $V_{DS} = 40\text{V}$	-	50	-	-	$\mu\text{A}$
		$V_{DS} = 50\text{V}$	-	-	-	50	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	0.8	-	0.8	V
		$I_D = 2\text{A}, V_{GS} = 10\text{V}$	-	2.0	-	2.0	V
		$I_D = 4\text{A}, V_{GS} = 10\text{V}$	-	4.8	-	4.8	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	0.8	-	0.8	$\Omega$
Forward Transconductance	$g_{fs}^*$	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	400	-	400	-	S ( $\Omega$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	$C_{OSS}$		-	85	-	85	pF
Reverse-Transfer Capacitance	$C_{RSS}$		-	30	-	30	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 30\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = 10\text{V}$	6 (typ)	15	6 (typ)	15	ns
Rise Time	$t_r$		14 (typ)	30	14 (typ)	30	ns
Turn-Off Delay Time	$t_{d(off)}$		16 (typ)	30	16 (typ)	30	ns
Fall Time	$t_f$		14 (typ)	25	14 (typ)	25	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$			-	5	-	5

\* Pulsed: Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP4N05		RFP4N06		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^*$	$I_{SD} = 1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	100 (typ)	100 (typ)	100 (typ)	100 (typ)	ns

\* Pulsed: Pulse duration  $\leq 300\mu\text{s}$  max., duty cycle  $\leq 2\%$ .

4  
N-CHANNEL  
POWER MOSFETS

# RFP4N05, RFP4N06




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.






Fig. 6 — Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 — Typical saturation characteristics for all types.




Fig. 8 — Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 — Capacitance as a function of drain-to-source voltage for all types




Fig. 10 — Typical forward transconductance as a function of drain current for all types.




Fig. 11 — Switching Time Test Circuit

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features

- 4A, 120V and 150V
- $r_{DS(on)} = 0.4\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The RFL4N12 and RFL4N15 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The RFL-series types are supplied in the JEDEC TO-205AF metal package.


### Package

TO-205AF



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFL4N12	RFL4N15	UNITS
Drain-Source Voltage .....	120	150	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	120	150	V
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ .....	4	4	A
Pulsed Drain Current .....	15	15	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	8.33	8.33	W
Linear Derating Factor .....	0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Temperature .....	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFL4N12, RFL4N15

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c$ )=25°C unless otherwise specified**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFL4N12		RFL4N15		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	$V_{DS}$	$I_D=1\text{ mA}$ $V_{GS}=0$	120	—	150	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=100\text{ V}$	—	1	—	—	$\mu\text{A}$
		$V_{DS}=120\text{ V}$	—	—	—	1	
		$T_C=125^\circ\text{C}$ $V_{DS}=100\text{ V}$ $V_{GS}=120\text{ V}$	—	50	—	—	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=2\text{ A}$ $V_{GS}=10\text{ V}$	—	0.8	—	0.8	V
		$I_D=4\text{ A}$ $V_{GS}=10\text{ V}$	—	3	—	3	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=2\text{ A}$ $V_{GS}=10\text{ V}$	—	0.40	—	0.40	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS}=10\text{ V}$ $I_D=2\text{ A}$	1.5	—	1.5	—	mho
Input Capacitance	$C_{iss}$	$V_{DS}=25\text{ V}$ $V_{GS}=0\text{ V}$ $f=1\text{ MHz}$	—	850	—	850	pF
Output Capacitance	$C_{oss}$		—	230	—	230	
Reverse-Transfer Capacitance	$C_{rbs}$		—	100	—	100	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=75\text{ V}$ $I_D=2\text{ A}$ $R_{\theta en}=R_{\theta gs}=50\ \Omega$ $V_{GS}=10\text{ V}$	40(typ)	60	40(typ)	60	ns
Rise Time	$t_r$		165(typ)	250	165(typ)	250	
Turn-Off Delay Time	$t_d(off)$		90(typ)	135	90(typ)	135	
Fall Time	$t_f$		90(typ)	135	90(typ)	135	
Thermal Resistance Junction-to-Case	$R_{\theta jc}$		RFL4N12, RFL4N15	—	15	—	

**4**  
N-CHANNEL  
POWER MOSFETS

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFL4N12		RFL4N15		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	$V_{SD}^a$	$I_{SD}=2\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F=4\text{ A}$ $dI_F/dt=100\text{ A}/\mu\text{s}$	200(typ.)		200(typ.)		ns

<sup>a</sup>Pulsed: Pulse duration=300  $\mu\text{s}$  max., duty cycle=2%.

# RFL4N12, RFL4N15




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance as a function of junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

# RFL4N12, RFL4N15




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

4  
N-CHANNEL  
POWER MOSFETS

# RFM4N35/4N40

# RFP4N35/4N40

## N-Channel Enhancement Mode Power Field Effect Transistors

August 1991

### Features

- 4A, 350V and 400V
- $r_{DS(on)} = 2\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The RFM4N35 and RFM4N40 and the RFP4N35 and RFP4N40 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM-series types are supplied in the JEDEC TO-204AA steel package and the RFP-series types in the JEDEC TO-220AB plastic package.

### Packages

TO-204AA




TO-220AB  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	RFM4N35	RFM4N40	RFP4N35	RFP4N40	UNITS	
Drain-Source Voltage .....	$V_{DSS}$	350	400	350	400	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$	350	400	350	400	V
Continuous Drain Current						
RMS Continuous .....	$I_D$	4	4	4	4	A
Pulsed Drain Current .....	$I_{DM}$	8	8	8	8	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	75	75	60	60	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

## Specifications RFM4N35, RFM4N40, RFP4N35, RFP4N40

ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_C$ )  $\pm 25^\circ\text{C}$  unless otherwise specified.

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM4N35 RFP4N35		RFM4N40 RFP4N40		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D=1\text{ mA}$ $V_{GS}=0$	350	—	400	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=280\text{ V}$ $V_{DS}=320\text{ V}$	—	10	—	—	$\mu\text{A}$
		$T_C=125^\circ\text{C}$ $V_{DS}=280\text{ V}$ $V_{DS}=320\text{ V}$	—	100	—	100	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=2\text{ A}$ $V_{GS}=10\text{ V}$	—	4	—	4	V
		$I_D=4\text{ A}$ $V_{GS}=10\text{ V}$	—	12	—	12	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=2\text{ A}$ $V_{GS}=10\text{ V}$	—	2	—	2	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS}=10\text{ V}$ $I_D=2\text{ A}$	1	—	1	—	mho
Input Capacitance	$C_{iss}$	$V_{DS}=25\text{ V}$	—	750	—	750	pF
Output Capacitance	$C_{oss}$	$V_{GS}=0\text{ V}$	—	150	—	150	
Reverse Transfer Capacitance	$C_{rss}$	$f=1\text{ MHz}$	—	100	—	100	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=200\text{ V}$ $I_D=2\text{ A}$ $R_{gen}=R_{gs}=50\ \Omega$ $V_{GS}=10\text{ V}$	12(typ)	45	12(typ)	45	ns
Rise Time	$t_r$		42(typ)	60	42(typ)	60	
Turn-Off Delay Time	$t_d(off)$		130(typ)	200	130(typ)	200	
Fall Time	$t_f$		62(typ)	100	62(typ)	100	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM4N35, RFM4N40	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP4N35, RFP4N40	—	2.083	—	2.083	

4

N-CHANNEL  
POWER MOSFETS

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM4N35 RFP4N35		RFM4N40 RFP4N40		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}^a$	$I_{SD}=2\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F=4\text{ A}$ $dI_F/dt=100\text{ A}/\mu\text{s}$	800(typ)		800(typ)		ns

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

# RFM4N35, RFM4N40, RFP4N35, RFP4N40




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.



# RFM4N35, RFM4N40, RFP4N35, RFP4N40




Fig. 6 — Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 — Typical saturation characteristics for all types.




Fig. 8 — Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 — Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 — Typical forward transconductance as a function of drain current for all types.




Fig. 11 — Switching Time Test Circuit

4  
N-CHANNEL  
POWER MOSFETS

## High Voltage N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

### Features


- 4.3A, 1000V
- $r_{DS(on)} = 3.5\Omega$
- UIS SOA Rating Curve (Single Pulse)
- $-55^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$  Operating Temperature

### Description

The RFP4N100 is an n-channel enhancement mode silicon-gate power field effect transistor. It is designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from an integrated circuit.


The RFP4N100 is supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^{\circ}\text{C}$ ), Unless Otherwise Specified

Drain-Source Voltage, $V_{DSS}$ .....	1000V
Drain-Gate Voltage, ( $R_{GS} = 1\text{m}\Omega$ ), $V_{DGR}$ .....	1000V
Gate-Source Voltage, $V_{GS}$ .....	$\pm 20\text{V}$
Drain Current:	
RMS Continuous, $I_D$ .....	4.3A
Pulsed, $I_{DM}$ .....	17A
Single Pulse Avalanche Rating, Refer to UIS SOA Curve .....	490mJ
Power Dissipation, $P_D$ :	
$T_C = +25^{\circ}\text{C}$ .....	150W
Derate Above $T_C = +25^{\circ}\text{C}$ .....	0.83W/ $^{\circ}\text{C}$
Operating and Storage Junction	
Temperature Range, $T_J, T_{STG}$ .....	$-55$ to $+150^{\circ}\text{C}$

# Specifications RFP4N100

**Electrical Characteristics** ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS	
			MIN	MAX.		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 0.25\text{mA}, V_{GS} = 0\text{V}$	1000	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 0.25\text{mA}$	2.0	4.0	V	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{GS} = 0\text{V}$	-	-	$\mu\text{A}$	
		$V_{DS} = 1000\text{V}, T_C = 25^\circ\text{C}$	-	250	$\mu\text{A}$	
		$V_{DS} = 800\text{V}, T_C = 150^\circ\text{C}$	-	1000	$\mu\text{A}$	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}$	-	$\pm 500$	nA	
On Resistance	$r_{DS(ON)}$	$I_D = 2.5\text{A}, V_{GS} = 10\text{V}$	-	3.5	$\Omega$	
Forward Transconductance	$g_{fs}$	$I_D = 2.5\text{A}, V_{DS} = 100\text{V}$	3.5	-	S (S)	
Turn-On Delay Time	$t_d(ON)$	$V_{DD} = 500\text{V}, I = 3.9\text{A}$	-	30	ns	
Rise Time	$t_r$		$R_G = 9.1\Omega$	-	50	ns
Turn-Off Delay Time	$t_d(OFF)$		$R_D = 120\Omega$	-	170	ns
Fall Time	$t_f$	See Figure 14	-	50	ns	
Total Gate Charge	$Q_g$	$I_D = 3.9\text{A}, V_{DS} = 800\text{V}, V_{GS} = 10\text{V}$	-	120	nC	
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	0.83	$^\circ\text{C/W}$	
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$		-	80	$^\circ\text{C/W}$	

## Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Forward Voltage	$V_{SD}$	$I_{SD} = 4.3\text{A}$	-	1.8	V
Reverse Recovery Time	$t_{rr}$	$I_F = 3.9\text{A}, dI_F/dT = 100\text{A}/\mu\text{s}$	-	1000	ns




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS

4  
N-CHANNEL  
POWER MOSFETS

# RFP4N100




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. POWER vs. TEMPERATURE DERATING CURVE




FIGURE 6. TYPICAL FORWARD TRANSCONDUCTANCE




FIGURE 7. TYPICAL SOURCE-TO-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED DRAIN-TO-SOURCE ON RESISTANCE




FIGURE 10. TYPICAL CAPACITANCE vs VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE




FIGURE 12. TYPICAL DRAIN-SOURCE ON RESISTANCE




FIGURE 13. UNCLAMPED INDUCTIVE SWITCHING SOA




FIGURE 14. SWITCHING TIME TEST CIRCUIT

# RFM6N45/6N50

# RFP6N45/6N50

## N-Channel Enhancement Mode Power Field Effect Transistors

August 1991

### Features

- 6A, 450V and 500V
- $r_{DS(on)} = 1.25\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The RFM6N45 and RFM6N50 and the RFP6N45 and RFP6N50 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM-series types are supplied in the JEDEC TO-204AA steel package and the RFP-series types in the JEDEC TO-220AB plastic package.

### Packages

TO-204AA




TO-220AB  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	RFM6N45	RFM6N50	RFP6N45	RFP6N50	UNITS	
Drain-Source Voltage .....	$V_{DSS}$	450	500	450	500	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$	450	500	450	500	V
Continuous Drain Current						
RMS Continuous .....	$I_D$	6	6	6	6	A
Pulsed Drain Current .....	$I_{DM}$	15	15	15	15	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	100	100	75	75	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.8	0.8	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

## Specifications RFM6N45, RFM6N50, RFP6N45, RFP6N50

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_C$ )=25°C unless otherwise specified.**

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM6N45 RFP6N45		RFM6N50 RFP6N50		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D=1\text{ mA}$ $V_{GS}=0$	450	—	500	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=360\text{ V}$ $V_{DS}=400\text{ V}$	—	10	—	—	$\mu\text{A}$
		$T_C=125^\circ\text{C}$ $V_{DS}=360\text{ V}$ $V_{DS}=400\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=3\text{ A}$ $V_{GS}=10\text{ V}$	—	3.75	—	3.75	V
		$I_D=6\text{ A}$ $V_{GS}=10\text{ V}$	—	12	—	12	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=3\text{ A}$ $V_{GS}=10\text{ V}$	—	1.25	—	1.25	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS}=10\text{ V}$ $I_D=3\text{ A}$	2	—	2	—	mho
Input Capacitance	$C_{iss}$	$V_{DS}=25\text{ V}$	—	1500	—	1500	pF
Output Capacitance	$C_{oss}$	$V_{GS}=0\text{ V}$	—	250	—	250	
Reverse Transfer Capacitance	$C_{rss}$	$f=1\text{ MHz}$	—	200	—	200	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=250\text{ V}$ $I_D=3\text{ A}$ $R_{gen}=R_{gs}=50\ \Omega$ $V_{GS}=10\text{ V}$	15(typ)	45	15(typ)	45	ns
Rise Time	$t_r$		40(typ)	80	40(typ)	80	
Turn-Off Delay Time	$t_d(off)$		190(typ)	300	190(typ)	300	
Fall Time	$t_f$		60(typ)	100	60(typ)	100	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM6N45, RFM6N50	—	1.25	—	1.25	$^\circ\text{C/W}$
		RFP6N45, RFP6N50	—	1.67	—	1.67	

**4**  
N-CHANNEL  
POWER MOSFETS

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM6N45 RFP6N45		RFM6N50 RFP6N50		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	$V_{SD}^a$	$I_{SD}=3\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F=4\text{ A}$ $dI_F/dt=100\text{ A}/\mu\text{s}$	800(typ.)		800(typ.)		ns

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

**RFM6N45, RFM6N50, RFP6N45, RFP6N50**




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.



# RFM6N45, RFM6N50, RFP6N45, RFP6N50




Fig. 6 — Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 — Typical saturation characteristics for all types.




Fig. 8 — Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 — Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 — Typical forward transconductance as a function of drain current for all types.




Fig. 11 — Switching Time Test Circuit.

4  
N-CHANNEL  
POWER MOSFETS

# RFM7N35/7N40

# RFP7N35/7N40

N-Channel Enhancement Mode  
Power Field Effect Transistors

August 1991

### Features

- 7A, 350V and 400V
- $r_{DS(on)} = 0.75\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The RFM7N35 and RFM7N40 and the RFP7N35 and RFP7N40 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM-series types are supplied in the JEDEC TO-204AA steel package and the RFP-series types in the JEDEC TO-220AB plastic package.

### Packages

TO-204AA




TO-220AB  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	RFM7N35	RFM7N40	RFP7N35	RFP7N40	UNITS	
Drain-Source Voltage .....	$V_{DSS}$	350	400	350	400	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$	350	400	350	400	V
Continuous Drain Current						
RMS Continuous .....	$I_D$	7	7	7	7	A
Pulsed Drain Current .....	$I_{DM}$	15	15	15	15	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	100	100	75	75	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.8	0.8	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

# Specifications RFM7N35, RFM7N40, RFP7N35, RFP7N40

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c$ )=25°C unless otherwise specified**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS	
			RFM7N35 RFP7N35		RFM7N40 RFP7N40			
			Min.	Max.	Min.	Max.		
Drain-Source Breakdown Voltage	$V_{DS}$	$I_D=1\text{ mA}$ $V_{GS}=0$	350	—	400	—	V	
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V	
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=280\text{ V}$	—	1	—	—	$\mu\text{A}$	
		$V_{DS}=320\text{ V}$	—	—	—	1		
		$T_C=125^\circ\text{ C}$ $V_{DS}=280\text{ V}$ $V_{DS}=320\text{ V}$	—	50	—	—		
			—	—	—	50		
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA	
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=3.5\text{ A}$ $V_{GS}=10\text{ V}$	—	2.63	—	2.63	V	
		$I_D=7\text{ A}$ $V_{GS}=10\text{ V}$	—	10	—	10		
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=3.5\text{ A}$ $V_{GS}=10\text{ V}$	—	0.75	—	0.75	$\Omega$	
Forward Transconductance	$g_{fs}^a$	$V_{DS}=10\text{ V}$ $I_D=3.5\text{ A}$	2	—	2	—	mho	
Input Capacitance	$C_{iss}$	$V_{DS}=25\text{ V}$	—	1600	—	1600	pF	
Output Capacitance	$C_{oss}$	$V_{GS}=0\text{ V}$	—	300	—	300		
Reverse-Transfer Capacitance	$C_{rss}$	$f=1\text{ MHz}$	—	200	—	200		
Turn-On Delay Time	$t_d(on)$	$R_{gen}=R_{gs}=50\ \Omega$ $V_{GS}=10\text{ V}$	$V_{DS}=200\text{ V}$	16(typ)	45	16(typ)	45	ns
Rise Time	$t_r$		$I_D=3.5\text{ A}$	54(typ)	75	54(typ)	75	
Turn-Off Delay Time	$t_d(off)$			170(typ)	250	170(typ)	250	
Fall Time	$t_f$			62(typ)	100	62(typ)	100	
Thermal Resistance Junction-to-Case	$R_{\theta jc}$	RFM7N35, RFM7N40	—	1.25	—	1.25	$^\circ\text{C/W}$	
		RFP7N35, RFP7N40	—	1.67	—	1.67		

**4**  
N-CHANNEL  
POWER MOSFETS

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM7N35 RFP7N35		RFM7N40 RFP7N40		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	$V_{SD}^a$	$I_{SD}=3.5\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F=4\text{ A}$ $di_F/dt=100\text{ A}/\mu\text{s}$	870 (typ)				ns

<sup>a</sup>Pulsed: Pulse duration=300  $\mu\text{s}$  max., duty cycle=2%.

**RFM7N35, RFM7N40, RFP7N35, RFP7N40**




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power dissipation vs. case temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance as a function of junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

# RFM7N35, RFM7N40, RFP7N35, RFP7N40




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching time test circuit.

August 1991

### Features

- 8A, 180V and 200V
- $r_{DS(on)} = 0.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device



### Description

The RFM8N18 and RFM8N20 and the RFP8N18 and RFP8N20 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The RFM-types are supplied in the JEDEC TO-204AA steel package and the RFP-types in the JEDEC TO-220AB plastic package.


### Packages

TO-204AA


 TO-220AB  
TOP VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	RFM8N18	RFM8N20	RFP8N18	RFP8N20	UNITS	
Drain-Source Voltage .....	$V_{DSS}$	180	200	180	200	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$	180	200	180	200	V
Continuous Drain Current						
RMS Continuous .....	$I_D$	8	8	8	8	A
Pulsed Drain Current .....	$I_{DM}$	20	20	20	20	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	75	75	60	60	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction .....	TJ, TSTG	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

# Specifications RFM8N18, RFM8N20, RFP8N18, RFP8N20

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_c$ ) = 25°C unless otherwise specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM8N18 RFP8N18		RFM8N20 RFP8N20		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1 \text{ mA}$ $V_{GS} = 0$	180	—	200	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1 \text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 145 \text{ V}$	—	1	—	—	$\mu\text{A}$
		$V_{DS} = 160 \text{ V}$	—	—	—	1	
		$T_c = 125^\circ\text{C}$ $V_{DS} = 145 \text{ V}$	—	50	—	—	
		$V_{DS} = 160 \text{ V}$	—	—	—	50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20 \text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 4 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	2.0	—	2.0	V
		$I_D = 8 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	5.5	—	5.5	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 4 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	0.5	—	0.5	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS} = 10 \text{ V}$ $I_D = 4 \text{ A}$	1.5	—	1.5	—	mho
Input Capacitance	$C_{iss}$	$V_{DS} = 25 \text{ V}$ $V_{GS} = 0 \text{ V}$ $f = 1 \text{ MHz}$	—	750	—	750	pF
Output Capacitance	$C_{oss}$		—	250	—	250	
Reverse Transfer Capacitance	$C_{rss}$		—	100	—	100	
Turn-On Delay Time	$t_d(on)$	$V_{DD} = 100 \text{ V}$ $I_D = 4 \text{ A}$ $R_{\theta en} = R_{\theta gs} = 50 \Omega$ $V_{GS} = 10 \text{ V}$	30(typ.)	45	30(typ.)	45	ns
Rise Time	$t_r$		100(typ.)	150	100(typ.)	150	
Turn-Off Delay Time	$t_d(off)$		90(typ.)	135	90(typ.)	135	
Fall Time	$t_f$		70(typ.)	105	70(typ.)	105	
Thermal Resistance Junction-to-Case	R $\theta$ JC	RFM8N18, RFM8N20	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP8N18, RFP8N20	—	2.083	—	2.083	

**4**  
N-CHANNEL  
POWER MOSFETS

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM8N18 RFP8N18		RFM8N20 RFP8N20		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	$V_{SD}^a$	$I_{SD} = 4 \text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F = 4 \text{ A}$ $dI_F/dt = 100 \text{ A}/\mu\text{s}$	225(typ.)		225(typ.)		ns

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

RFM8N18, RFM8N20, RFP8N18, RFP8N20




Fig. 1 — Maximum safe operating areas for all types.




Fig. 2 — Power vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.



**RFM8N18, RFM8N20, RFP8N18, RFP8N20**




Fig. 6 — Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 — Typical saturation characteristics for all types.




Fig. 8 — Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 — Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 — Typical forward transconductance as a function of drain current for all types.




Fig. 11 — Switching Time Test Circuit.

4  
N-CHANNEL  
POWER MOSFETS

# RFM10N12/10N15 RFP10N12/10N15

## N-Channel Enhancement Mode Power Field Effect Transistors

August 1991

### Features

- 10A, 120V and 150V
- $r_{DS(on)} = 0.3\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device



### Description

The RFM10N12 and RFM10N15 and the RFP10N12 and RFP10N15 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The RFM-types are supplied in the JEDEC TO-204AA steel package and the RFP-types in the JEDEC TO-220AB plastic package.


### Packages

TO-204AA


 TO-220AB  
TOP VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	RFM10N12	RFM10N15	RFP10N12	RFP10N15	UNITS	
Drain-Source Voltage .....	$V_{DSS}$	120	150	120	150	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$	120	150	120	150	V
Continuous Drain Current						
RMS Continuous .....	$I_D$	10	10	10	10	A
Pulsed Drain Current .....	$I_{DM}$	25	25	25	25	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	75	75	60	60	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

# Specifications RFM10N12, RFM10N15, RFP10N12, RFP10N15

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_c$ ) = 25°C unless otherwise specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM10N12 RFP10N12		RFM10N15 RFP10N15		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1 \text{ mA}$ $V_{GS} = 0$	120	—	150	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 2 \text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 100 \text{ V}$ $V_{DS} = 120 \text{ V}$	—	1	—	—	$\mu\text{A}$
		$T_c = 125^\circ\text{C}$ $V_{DS} = 100 \text{ V}$ $V_{DS} = 120 \text{ V}$	—	50	—	—	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20 \text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 5 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	1.5	—	1.5	V
		$I_D = 10 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	4	—	4	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 5 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	0.3	—	0.3	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS} = 10 \text{ V}$ $I_D = 5 \text{ A}$	2	—	2	—	mho
Input Capacitance	$C_{iss}$	$V_{DS} = 25 \text{ V}$	—	850	—	850	pF
Output Capacitance	$C_{oss}$	$V_{GS} = 0 \text{ V}$	—	230	—	230	
Reverse Transfer Capacitance	$C_{rss}$	$f = 1 \text{ MHz}$	—	100	—	100	
Turn-On Delay Time	$t_d(on)$	$V_{DS} = 75 \text{ V}$	40(typ.)	60	40(typ.)	60	ns
Rise Time	$t_r$	$I_D = 5 \text{ A}$	165(typ.)	250	165(typ.)	250	
Turn-Off Delay Time	$t_d(off)$	$R_{gen} = R_{gs} = 50 \Omega$	90(typ.)	135	90(typ.)	135	
Fall Time	$t_f$	$V_{GS} = 10 \text{ V}$	90(typ.)	135	90(typ.)	135	
Thermal Resistance Junction-to-Case	R $\theta$ JC	RFM10N12, RFM10N15	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP10N12, RFP10N15	—	2.083	—	2.083	

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM10N12 RFP10N12		RFM10N15 RFP10N15		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD} = 5 \text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F = 4 \text{ A}$ $dI_F/dI = 100 \text{ A}/\mu\text{s}$	200(typ)		200(typ)		ns

<sup>a</sup> Pulse Test: Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

**4**  
N-CHANNEL  
POWER MOSFETS

**RFM10N12, RFM10N15, RFP10N12, RFP10N15**




Fig. 1 — Maximum safe operating areas for all types.




Fig. 2 — Power vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

# RFM10N12, RFM10N15, RFP10N12, RFP10N15




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit

4  
N-CHANNEL  
POWER MOSFETS

# RFH10N45 RFH10N50

## N-Channel Enhancement Mode Power Field Effect Transistors

August 1991

### Features

- 10A, 450V and 500V
- $r_{DS(on)} = 0.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- High-Current, Low-Inductance Package


### Description

The RFH10N45 and RFH10N50 n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These transistors can be operated directly from integrated circuits.

The RFH types are supplied in the JEDEC TO-218AC plastic package.


### Packages

TO-218AC  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	RFH10N45	RFH10N50	UNITS	
Drain-Source Voltage .....	$V_{DSS}$	450	500	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$	450	500	V
Continuous Drain Current				
RMS Continuous .....	$I_D$	10	10	A
Pulsed Drain Current .....	$I_{DM}$	20	20	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$ .....	$P_D$	150	150	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range				

## Specifications RFH10N45, RFH10N50

**ELECTRICAL CHARACTERISTICS, at Case Temperature (T<sub>c</sub>) = 25° C unless otherwise specified.**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH10N45		RFH10N50		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	I <sub>D</sub> = 10 mA V <sub>GS</sub> = 0	450	—	500	—	V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>GS</sub> = V <sub>DS</sub> I <sub>D</sub> = 1 mA	2	4	2	4	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 360 V	—	1	—	—	μA
		V <sub>DS</sub> = 400 V	—	—	—	1	
		T <sub>c</sub> = 125° C	—	50	—	—	
		V <sub>DS</sub> = 360 V	—	—	—	—	
		V <sub>DS</sub> = 400 V	—	—	—	50	
Gate-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ± 20 V V <sub>DS</sub> = 0	—	100	—	100	nA
Drain-Source On Voltage	V <sub>DS(on)</sub> <sup>a</sup>	I <sub>D</sub> = 5 A V <sub>GS</sub> = 10 V	—	3.0	—	3.0	V
		I <sub>D</sub> = 10 A V <sub>GS</sub> = 10 V	—	10	—	10	
Static Drain-Source On Resistance	r <sub>DS(on)</sub> <sup>a</sup>	I <sub>D</sub> = 5 A V <sub>GS</sub> = 10 V	—	0.6	—	0.6	Ω
Forward Transconductance	g <sub>fs</sub> <sup>a</sup>	V <sub>DS</sub> = 10 V I <sub>D</sub> = 5 A	5	—	5	—	mho
Input Capacitance	C <sub>iAS</sub>	V <sub>DS</sub> = 25 V	—	3000	—	3000	pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V	—	600	—	600	
Reverse Transfer Capacitance	C <sub>ras</sub>	f = 1MHz	—	200	—	200	
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DS</sub> = 250 V	26(typ)	60	26(typ)	60	ns
Rise Time	t <sub>r</sub>	I <sub>D</sub> = 5 A	50(typ)	100	50(typ)	100	
Turn-Off Delay Time	t <sub>d(off)</sub>	R <sub>gen</sub> =R <sub>gs</sub> =50Ω	525(typ)	900	525(typ)	900	
Fall Time	t <sub>f</sub>	V <sub>GS</sub> = 10 V	105(typ)	180	105(typ)	180	
Thermal Resistance Junction-to-Case	R <sub>θJC</sub>	RFH10N45, RFH10N50 Series	—	0.83	—	0.83	

<sup>a</sup>Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH10N45		RFH10N50		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	V <sub>SD</sub> *	I <sub>SD</sub> = 5 A	—	1.4	—	1.4	V
Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 4 A, dI <sub>F</sub> /dI <sub>t</sub> = 100 A/μs	950 (typ.)		950 (typ.)		ns

\* Pulse Test: Width ≤ 300 μs, Duty cycle ≤ 2%.

**4**  
N-CHANNEL  
POWER MOSFETS

# RFH10N45, RFH10N50




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.



# RFH10N45, RFH10N50




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

# RFM10N45

# RFM10N50

## N-Channel Enhancement Mode Power Field Effect Transistors

August 1991

### Features


- 10A, 450V and 500V
- $r_{DS(on)} = 0.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- High-Current, Low-Inductance Package

### Description

The RFM10N45 and RFM10N50 n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar transistors requiring high speed and low gate-drive power. These transistors can be operated directly from integrated circuits.


The RFM types are supplied in the JEDEC TO-204AA steel package.

### Packages



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	RFM10N45	RFM10N50	UNITS
Drain-Source Voltage .....	$V_{DSS}$ 450	500	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$ 450	500	V
Continuous Drain Current			
RMS Continuous .....	$I_D$ 10	10	A
Pulsed Drain Current .....	$I_{DM}$ 20	20	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	$P_D$ 150	150	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....	1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range			

## Specifications RFM10N45, RFM10N50

**ELECTRICAL CHARACTERISTICS, at Case Temperature (T<sub>c</sub>) = 25° C unless otherwise specified.**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM10N45		RFM10N50		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	I <sub>D</sub> = 10 mA V <sub>GS</sub> = 0	450	—	500	—	V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>GS</sub> = V <sub>DS</sub> I <sub>D</sub> = 1 mA	2	4	2	4	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 360 V	—	1	—	—	μA
		V <sub>DS</sub> = 400 V	—	—	—	1	
		T <sub>C</sub> = 125° C	—	—	—	—	
		V <sub>DS</sub> = 360 V	—	50	—	—	
		V <sub>DS</sub> = 400 V	—	—	—	50	
Gate-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ± 20 V V <sub>DS</sub> = 0	—	100	—	100	nA
Drain-Source On Voltage	V <sub>DS(on)</sub> <sup>a</sup>	I <sub>D</sub> = 5 A V <sub>GS</sub> = 10 V	—	3.0	—	3.0	V
		I <sub>D</sub> = 10 A V <sub>GS</sub> = 10 V	—	10	—	10	
Static Drain-Source On Resistance	r <sub>DS(on)</sub> <sup>a</sup>	I <sub>D</sub> = 5 A V <sub>GS</sub> = 10 V	—	0.6	—	0.6	Ω
Forward Transconductance	g <sub>fs</sub> <sup>a</sup>	V <sub>DS</sub> = 10 V I <sub>D</sub> = 5 A	5	—	5	—	mho
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 25 V	—	3000	—	3000	pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V	—	600	—	600	
Reverse Transfer Capacitance	C <sub>rss</sub>	f = 1 MHz	—	200	—	200	
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DS</sub> = 250	26(typ)	60	26(typ)	60	ns
Rise Time	t <sub>r</sub>	I <sub>D</sub> = 5 A	50(typ)	100	50(typ)	100	
Turn-Off Delay Time	t <sub>d(off)</sub>	R <sub>gen</sub> = R <sub>gs</sub> = 50Ω	525(typ)	900	525(typ)	900	
Fall Time	t <sub>f</sub>	V <sub>GS</sub> = 10 V	105(typ)	180	105(typ)	180	
Thermal Resistance Junction-to-Case	R <sub>θJC</sub>	RFM10N45, RFM10N50 Series	—	0.83	—	0.83	

<sup>a</sup>Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM10N45		RFM10N50		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	V <sub>SD</sub>	I <sub>SD</sub> = 5 A	—	1.4	—	1.4	V
Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 4 A, dI <sub>F</sub> /d <sub>t</sub> = 100 A/μs	950 typ.		950 typ.		ns

\* Pulse Test: Width ≤ 300 μs, Duty cycle ≤ 2%.

4  
N-CHANNEL  
POWER MOSFETS

# RFM10N45, RFM10N50




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

# RFM10N45, RFM10N50




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

4  
N-CHANNEL  
POWER MOSFETS

# RFM12N08/12N10

# RFP12N08/12N10

N-Channel Enhancement Mode  
Power Field Effect Transistors

August 1991

### Features

- 12A, 80V and 100V
- $r_{DS(on)} = 0.2\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The RFM12N08 and RFM12N10 and the RFP12N08 and RFP12N10 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM-series types are supplied in the JEDEC TO-204AA steel package and the RFP-series types in the JEDEC TO-220AB plastic package.

### Packages

TO-204AA




TO-220AB  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	RFM12N08	RFM12N10	RFP12N08	RFP12N10	UNITS	
Drain-Source Voltage .....	$V_{DSS}$	80	100	80	100	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$	80	100	80	100	V
Continuous Drain Current						
RMS Continuous .....	$I_D$	12	12	12	12	A
Pulsed Drain Current .....	$I_{DM}$	30	30	30	30	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	75	75	60	60	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

# Specifications RFM12N08, RFM12N10, RFP12N08, RFP12N10

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c$ )=25°C unless otherwise specified**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM12N08 RFP12N08		RFM12N10 RFP12N10		
			Min.	Max.	Min.	Max.	
Drain Source Breakdown Voltage	$BV_{DSS}$	$I_D=1\text{ mA}$ $V_{GS}=0$	80	—	100	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=65\text{ V}$ $V_{GS}=80\text{ V}$	—	1	—	—	$\mu\text{A}$
		$T_c=125^\circ\text{ C}$ $V_{DS}=65\text{ V}$ $V_{GS}=80\text{ V}$	—	50	—	—	
		$V_{DS}=80\text{ V}$	—	—	—	50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=6\text{ A}$ $V_{GS}=10\text{ V}$	—	1.2	—	1.2	V
		$I_D=12\text{ A}$ $V_{GS}=10\text{ V}$	—	3.3	—	3.3	
		$V_{GS}=10\text{ V}$	—	—	—	—	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=6\text{ A}$ $V_{GS}=10\text{ V}$	—	0.2	—	0.2	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS}=10\text{ V}$ $I_D=6\text{ A}$	2	—	2	—	mho
Input Capacitance	$C_{iss}$	$V_{DS}=25\text{ V}$	—	850	—	850	pF
Output Capacitance	$C_{oss}$	$V_{GS}=0\text{ V}$	—	300	—	300	
Reverse-Transfer Capacitance	$C_{rss}$	$f = 1\text{ MHz}$	—	150	—	150	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=50\text{ V}$ $I_D=6\text{ A}$ $R_{\theta en}=R_{\theta gs}=50\ \Omega$ $V_{GS}=10\text{ V}$	45(Typ)	70	45(Typ)	70	ns
Rise Time	$t_r$		250(Typ)	375	250(Typ)	375	
Turn-Off Delay Time	$t_d(off)$		85(Typ)	130	85(Typ)	130	
Fall Time	$t_f$		100(Typ)	150	100(Typ)	150	
Thermal Resistance Junction-to-Case	$R_{\theta jc}$		RFM12N08, RFM12N10	—	1.67	—	
		RFP12N08, RFP12N10	—	2.083	—	2.083	

<sup>a</sup>Pulsed: Pulse duration=300  $\mu\text{s}$  max., duty cycle=2%.

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM12N08 RFP12N10		RFP12N08 RFP12N10		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD}=6\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F=4\text{ A}$ $dI_F/dt=100\text{ A}/\mu\text{s}$	150(typ)		150(typ)		ns

\*Pulse Test: Width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$ .

**4**  
N-CHANNEL  
POWER MOSFETS

# RFM12N08, RFM12N10, RFP12N08, RFP12N10




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Power dissipation vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.



**RFM12N08, RFM12N10, RFP12N08, RFP12N10**




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit

# RFM12N18/12N20

# RFP12N18/12N20

N-Channel Enhancement Mode  
Power Field Effect Transistors

August 1991

### Features



- 12A, 180V and 200V
- $r_{DS(on)} = 0.25\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFM12N18 and RFM12N20 and the RFP12N18 and RFP12N20 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM-types are supplied in the JEDEC TO-204AA steel package and the RFP-series types in the JEDEC TO-220AB plastic package.

### Packages



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	RFM12N18	RFM12N20	RFP12N18	RFP12N20	UNITS	
Drain-Source Voltage .....	$V_{DSS}$	180	200	180	200	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$	180	200	180	200	V
Continuous Drain Current						
RMS Continuous .....	$I_D$	12	12	12	12	A
Pulsed Drain Current .....	$I_{DM}$	30	30	30	30	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	100	100	75	75	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.8	0.8	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

# Specifications RFM12N18, RFM12N20, RFP12N18, RFP12N20

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c$ )=25° C unless otherwise specified**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM12N18 RFP12N18		RFM12N20 RFP12N20		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	$V_{DSS}$	$I_D=1\text{ mA}$ $V_{GS}=0$	180	—	200	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=145\text{ V}$ $V_{DS}=160\text{ V}$	—	1	—	—	$\mu\text{A}$
		$T_c=125^\circ\text{ C}$ $V_{DS}=145\text{ V}$ $V_{DS}=160\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=6\text{ A}$ $V_{GS}=10\text{ V}$	—	1.5	—	1.5	V
		$I_D=12\text{ A}$ $V_{GS}=10\text{ V}$	—	3.6	—	3.6	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=6\text{ A}$ $V_{GS}=10\text{ V}$	—	0.25	—	0.25	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS}=10\text{ V}$ $I_D=6\text{ A}$	4	—	4	—	mho
Input Capacitance	$C_{iss}$	$V_{DS}=25\text{ V}$	—	1700	—	1700	pF
Output Capacitance	$C_{oss}$	$V_{GS}=0\text{ V}$	—	600	—	600	
Reverse-Transfer Capacitance	$C_{rss}$	$f=1\text{ MHz}$	—	300	—	300	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=100\text{ V}$	35(typ)	50	35(typ)	50	ns
Rise Time	$t_r$	$I_D=6\text{ A}$	130(typ)	200	130(typ)	200	
Turn-Off Delay Time	$t_d(off)$	$R_{\theta en}=R_{\theta s}=50\ \Omega$	120(typ)	180	120(typ)	180	
Fall Time	$t_f$	$V_{GS}=10\text{ V}$	105(typ)	160	105(typ)	160	
Thermal Resistance Junction-to-Case	$R_{\theta jc}$	RFM12N18, RFM12N20	—	1.25	—	1.25	
		RFP12N18, RFP12N20	—	1.67	—	1.67	

**4**  
N-CHANNEL  
POWER MOSFETS

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM12N18 RFP12N18		RFM12N20 RFP12N20		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}^a$	$I_{SD}=6\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F=4\text{ A}$ $d_{IF}/d_t=100\text{ A}/\mu\text{s}$	325(typ)		325(typ)		ns

<sup>a</sup>Pulsed: Pulse duration=300  $\mu\text{s}$  max., duty cycle=2%.

# RFM12N18, RFM12N20, RFP12N18, RFP12N20




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power dissipation vs. case temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance as a function of junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

# RFM12N18, RFM12N20, RFP12N18, RFP12N20




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features


- 12A, 350V and 400V
- $r_{DS(on)} = 0.038\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- High-Current, Low-Inductance Package

### Description

The RFH12N35 and RFH12N40 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFH-types are supplied in the JEDEC TO-218AC plastic package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFH12N35	RFH12N40	UNITS
Drain-Source Voltage .....	350	400	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	350	400	V
Continuous Drain Current .....	12	12	A
Pulsed Drain Current .....	24	24	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$ .....	150	150	W
Linear Derating Factor .....	1.2	1.2	W/°C
Operating and Storage Temperature .....	-55 to +150	-55 to +150	°C

## Specifications RFH12N35, RFH12N40

**ELECTRICAL CHARACTERISTICS, at Case Temperature (T<sub>c</sub>) = 25° C unless otherwise specified.**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH12N35		RFH12N40		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	I <sub>D</sub> = 10 mA V <sub>GS</sub> = 0	350	—	400	—	V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>GS</sub> = V <sub>DS</sub> I <sub>D</sub> = 1 mA	2	4	2	4	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 280 V	—	1	—	—	μA
		V <sub>DS</sub> = 320 V	—	—	—	1	
		T <sub>c</sub> = 125° C V <sub>DS</sub> = 280 V	—	50	—	—	
		V <sub>DS</sub> = 320 V	—	—	—	50	
Gate-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ± 20 V V <sub>DS</sub> = 0	—	100	—	100	nA
Drain-Source On Voltage	V <sub>DS(on)</sub> <sup>a</sup>	I <sub>D</sub> = 6 A V <sub>GS</sub> = 10 V	—	2.28	—	2.28	V
		I <sub>D</sub> = 12 A V <sub>GS</sub> = 10 V	—	6.75	—	6.75	
		I <sub>D</sub> = 6 A V <sub>GS</sub> = 10 V	—	0.38	—	0.38	
Static Drain-Source On Resistance	r <sub>DS(on)</sub> <sup>a</sup>	I <sub>D</sub> = 6 A V <sub>GS</sub> = 10 V	—	0.38	—	0.38	Ω
Forward Transconductance	g <sub>f</sub> <sup>a</sup>	V <sub>DS</sub> = 10 V I <sub>D</sub> = 6 A	4	—	4	—	mho
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 25 V	—	3000	—	3000	pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V	—	900	—	900	
Reverse Transfer Capacitance	C <sub>rss</sub>	f = 1MHz.	—	400	—	400	
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = 200 V	30(typ)	50	30(typ)	50	ns
Rise Time	t <sub>r</sub>	I <sub>D</sub> = 6 A	105(typ)	150	105(typ)	150	
Turn-Off Delay Time	t <sub>d(off)</sub>	R <sub>gen</sub> =R <sub>gs</sub> =50Ω	480(typ)	750	480(typ)	750	
Fall Time	t <sub>f</sub>	V <sub>GS</sub> = 10 V	140(typ)	200	140(typ)	200	
Thermal Resistance Junction-to-Case	R <sub>θJC</sub>	RFH12N35, RFH12N40 Series	—	0.83	—	0.83	°C/W

<sup>a</sup>Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS				UNITS		
		RFH12N35		RFH12N40				
		Min.	Max.	Min.	Max.			
Diode Forward Voltage	V <sub>SD</sub> *	I <sub>SD</sub> = 6 A		—	1.4	—	1.4	V
Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 4 A, d <sub>IF</sub> /d <sub>t</sub> = 100 A/μs		950 (typ.)		950 (typ.)		ns

\* Pulse Test: Width ≤ 300 μs, Duty cycle ≤ 2%.

4  
N-CHANNEL  
POWER MOSFETS

# RFH12N35, RFH12N40




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.



# RFH12N35, RFH12N40




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

4  
N-CHANNEL  
POWER MOSFETS

# RFM12N35

# RFM12N40

## N-Channel Enhancement Mode Power Field Effect Transistors

August 1991

### Features


- 12A, 350V and 400V
- $r_{DS(on)} = 0.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFM12N35 and RFM12N40 n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar transistors requiring high speed and low gate-drive power. These transistors can be operated directly from integrated circuits.


The RFM types are supplied in the JEDEC TO-204AA steel package.

### Packages



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	RFM12N35	RFM12N40	UNITS	
Drain-Source Voltage .....	$V_{DSS}$	350	400	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$	350	400	V
Continuous Drain Current				
RMS Continuous .....	$I_D$	12	12	A
Pulsed Drain Current .....	$I_{DM}$	24	24	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$ .....	$P_D$	150	150	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFM12N35, RFM12N40

**ELECTRICAL CHARACTERISTICS, at Case Temperature (T<sub>c</sub>) = 25° C unless otherwise specified.**

CHARACTERISTIC	TEST CONDITIONS	LIMITS				UNITS
		RFM12N35		RFM12N40		
		Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	BV <sub>DSS</sub> I <sub>D</sub> = 10 mA V <sub>GS</sub> = 0	350	—	400	—	V
Gate Threshold Voltage	V <sub>GS(th)</sub> V <sub>GS</sub> = V <sub>DS</sub> I <sub>D</sub> = 1 mA	2	4	2	4	V
Zero-Gate Voltage Drain Current	V <sub>DS</sub> = 280 V	—	1	—	—	μA
	V <sub>DS</sub> = 320 V	—	—	—	1	
	T <sub>c</sub> = 125° C V <sub>DS</sub> = 280 V V <sub>DS</sub> = 320 V	—	50	—	50	
Gate-Source Leakage Current	I <sub>GSS</sub> V <sub>GS</sub> = ±20 V V <sub>DS</sub> = 0	—	100	—	100	nA
Drain-Source On Voltage	V <sub>DS(on)</sub> <sup>a</sup> I <sub>D</sub> = 6 A V <sub>GS</sub> = 10 V	—	3	—	3	V
	I <sub>D</sub> = 12 A V <sub>GS</sub> = 10 V	—	10	—	10	
	r <sub>DS(on)</sub> <sup>a</sup> I <sub>D</sub> = 6 A V <sub>GS</sub> = 10 V	—	0.5	—	0.5	
Forward Transconductance	g <sub>fs</sub> <sup>a</sup> V <sub>DS</sub> = 10 V I <sub>D</sub> = 6 A	4	—	4	—	mho
Input Capacitance	C <sub>iSS</sub> V <sub>DS</sub> = 25 V	—	3000	—	3000	pF
Output Capacitance	C <sub>oss</sub> V <sub>GS</sub> = 0 V	—	900	—	900	
Reverse Transfer Capacitance	C <sub>rss</sub> f = 1 MHz	—	400	—	400	
Turn-On Delay Time	t <sub>d(on)</sub> V <sub>DS</sub> = 200	30(typ)	50	30(typ)	50	ns
Rise Time	t <sub>r</sub> I <sub>D</sub> = 6 A	105(typ)	150	105(typ)	150	
Turn-Off Delay Time	t <sub>d(off)</sub> R <sub>gen</sub> =R <sub>gs</sub> =50Ω	480(typ)	750	480(typ)	750	
Fall Time	t <sub>f</sub> V <sub>GS</sub> = 10 V	140(typ)	200	140(typ)	200	
Thermal Resistance Junction-to-Case	R <sub>θjc</sub> RFM12N35, RFM12N40 Series	—	0.83	—	0.83	°C/W

<sup>a</sup>Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS				UNITS
		RFM12N35		RFM12N40		
		Min.	Max.	Min.	Max.	
Diode Forward Voltage	V <sub>SD</sub> I <sub>SD</sub> = 6 A	—	1.4	—	1.4	V
Reverse Recovery Time	t <sub>r</sub> I <sub>F</sub> = 4 A, dI <sub>F</sub> /d <sub>t</sub> = 100 A/μs	950 typ.		950 typ.		ns

\* Pulse Test: Width ≤ 300 μs, Duty cycle ≤ 2%.

**4**  
N-CHANNEL  
POWER MOSFETS

# RFM12N35, RFM12N40




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

# RFM12N35, RFM12N40




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Test Time Circuit.

# RFD14N05/05SM RFP14N05

N-Channel Enhancement Mode Power  
Field Effect Transistors (MegaFETs)

May 1991

## Features




- 14A, 50V
- $R_{DS(on)} = 0.1\Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- +175°C Operating Temperature

## Description

The RFD14N05, RFD14N05SM, and RFP14N05 n-channel power MOSFETs are manufactured using the MegaFET process. This process which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFD14N05 is supplied in the JEDEC TO-251 plastic package, the RFD14N05SM in the JEDEC TO-252 plastic package and the RFP14N05 in the JEDEC TO-220AB plastic package.

## Packages



## Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



## Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

Drain-Source Voltage, $V_{DSS}$ .....	50V
Drain-Gate Voltage, ( $R_{GS} = 1\text{m}\Omega$ ), $V_{DGR}$ .....	50V
Gate-Source Voltage, $V_{GS}$ .....	$\pm 20\text{V}$
Drain Current:	
RMS Continuous, $I_D$ .....	14A
Pulsed, $I_{DM}$ .....	35A
Single Pulse Avalanche Energy Rating, (Refer to UIS SOA Curve)	
Power Dissipation, $P_D$ :	
$T_C = +25^\circ\text{C}$ .....	48W
Derate Above $T_C = +25^\circ\text{C}$ .....	0.32W/ $^\circ\text{C}$
Operating and Storage Junction	
Temperature Range, $T_J, T_{STG}$ .....	-55 to +175 $^\circ\text{C}$

# RFD14N05, RFD14N05SM, RFP14N05

ELECTRICAL CHARACTERISTICS, Case Temperature ( $T_c$ ) = 25°C unless otherwise specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		MIN.	MAX.		
Drain-Source Breakdown Voltage	$BV_{DSS}$ $I_D = 0.25 \text{ mA}, V_{GS} = 0 \text{ V}$	50	—	V	
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	2	4		
Zero-Gate Voltage Drain Current	$I_{DSS}$ $V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$ $T_C = 150^\circ\text{C}$	—	1	$\mu\text{A}$	
Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = \pm 20 \text{ V}$	—	100	nA	
Static Drain-Source On-Resistance	$r_{DS(on)}$ $I_D = 14 \text{ A}, V_{GS} = 10 \text{ V}$	—	0.1	$\Omega$	
Turn-On Time	$V_{DD} = 25 \text{ V}, I_D = 7 \text{ A}$ $I_{G1} = I_{G2} = 0.2 \text{ A}$ $V_{GS}(\text{clamp}) + 10 \text{ V}, -0.6 \text{ V}$ $R_L = 3.57 \Omega$	—	60	ns	
Turn-On Delay Time		$t_d(on)$	—		14 (typ.)
Rise Time		$t_r$	—		26 (typ.)
Turn-Off Delay Time		$t_d(off)$	—		45 (typ.)
Fall Time		$t_f$	—		17 (typ.)
Turn-Off Time		$t(off)$	—		100
Total Gate Charge		$Q_g(\text{total})$	$V_{DD} = 40 \text{ V}$		$V_{GS} = 0-20 \text{ V}$
Gate Charge at 10 V	$Q_g(10)$	$I_D = 14 \text{ A}$	$V_{GS} = 0-10 \text{ V}$	—	25
Threshold Gate Charge	$Q_g(th)$	$R_L = 2.86 \Omega$	$V_{GS} = 0-2 \text{ V}$	—	1.5
Plateau Voltage	$V(\text{plateau})$	$I_D = 14 \text{ A}, V_{DS} = 15 \text{ V}$	—	7.5	V
Turn-Off Energy Loss per Cycle	$E_{off}$	$V_{DD} = 25 \text{ V}, I_D = 7 \text{ A}, L = 0.2 \mu\text{H}$ $R_L = 3.57 \Omega, I_{G1} = I_{G2} = 0.2 \text{ A}$ $V_{GS}(\text{clamp}) + 10 \text{ V}, -0.6 \text{ V}$	—	14	$\mu\text{J}$
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	—	3.125	$^\circ\text{C/W}$	
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	TO-251 & TO-252	100		
		TO-220	80		

4  
N-CHANNEL  
POWER MOSFETS

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
Diode Forward Voltage	$V_{SD}$ $I_{SD} = 14 \text{ A}$	—	1.5	V
Reverse Recovery Time	$t_{rr}$ $I_F = 14 \text{ A}, dI_F/dt = 100 \text{ A}/\mu\text{s}$	—	125	ns




FIGURE 1. SAFE OPERATING AREA CURVE






FIGURE 2. UNCLAMPED INDUCTIVE SWITCHING


**RFD14N05, RFD14N05SM, RFP14N05**




**FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT vs TEMPERATURE**




**FIGURE 4. NORMALIZED POWER DISTRIBUTION vs TEMPERATURE DERATING**




**FIGURE 5. TYPICAL SATURATION CHARACTERISTICS**



**FIGURE 6. TYPICAL TRANSFER CHARACTERISTICS**



**FIGURE 7. NORMALIZED RDS(on) vs JUNCTION TEMPERATURE**



**FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE vs TEMPERATURE**



RFD14N05, RFD14N05SM, RFP14N05




FIGURE 9. NORMALIZED DRAIN SOURCE BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs VOLTAGE




FIGURE 11. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

4  
N-CHANNEL  
POWER MOSFETS




FIGURE 12. RESISTIVE SWITCHING




FIGURE 13. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14. UNCLAMPED ENERGY WAVEFORMS

# RFM15N05/15N06 RFP15N05/15N06

## N-Channel Enhancement Mode Power Field Effect Transistors

May 1992

### Features



- 15A, 50V and 60V
- $r_{DS(on)} = 0.14\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- Temperature Compensated SPICE Model Provided

### Description

The RFM15N05 and RFM15N06 and the RFP15N05 and RFP15N06 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the TO-220AB plastic package.

### Packages



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	RFM15N05	RFM15N06	RFP15N05	RFP15N06	UNITS
Drain-Source Voltage .....	$V_{DSS}$ 50	60	50	60	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$ 50	60	50	60	V
Continuous Drain Current					
RMS Continuous .....	$I_D$ 15	15	15	15	A
Pulsed Drain Current .....	$I_{DM}$ 40	40	40	40	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 90	90	90	90	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....	0.48	0.48	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					

**RFM15N05, RFM15N06, RFP15N05, RFP15N06**

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c$ )=25°C unless otherwise specified**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM15N05 RFP15N05		RFM15N06 RFP15N06		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	$V_{DSS}$	$I_D=1\text{ mA}$ $V_{GS}=0$	50	—	60	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=40\text{ V}$ $V_{DS}=50\text{ V}$	—	1	—	—	$\mu\text{A}$
		$T_c=125^\circ\text{C}$ $V_{DS}=40\text{ V}$ $V_{DS}=50\text{ V}$	—	50	—	—	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=7.5\text{ A}$ $V_{GS}=10\text{ V}$	—	1.05	—	1.05	V
		$I_D=15\text{ A}$ $V_{GS}=10\text{ V}$	—	2.5	—	2.5	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=7.5\text{ A}$ $V_{GS}=10\text{ V}$	—	0.14	—	0.14	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS}=10\text{ V}$ $I_D=7.5\text{ A}$	2	—	2	—	mho
Input Capacitance	$C_{iss}$	$V_{DS}=25\text{ V}$	—	850	—	850	pF
Output Capacitance	$C_{oss}$	$V_{GS}=0\text{ V}$	—	450	—	450	
Reverse-Transfer Capacitance	$C_{rfs}$	$f = 1\text{ MHz}$	—	180	—	180	
Turn-On Delay Time	$t_d(on)$	$V_{DS}=30\text{ V}$	16(typ)	40	16(typ)	40	ns
Rise Time	$t_r$	$I_D=7.5\text{ A}$	100(typ)	175	100(typ)	175	
Turn-Off Delay Time	$t_d(off)$	$R_{\theta en}=R_{\theta s}=50\ \Omega$	72(typ)	175	72(typ)	175	
Fall Time	$t_f$	$V_{GS}=10\text{ V}$	66(typ)	140	66(typ)	140	
Thermal Resistance Junction-to-Case	$R_{\theta jc}$	RFM15N05, RFM15N06	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP15N05, RFP15N06	—	1.67	—	1.67	

<sup>a</sup>Pulsed: Pulse duration=300  $\mu\text{s}$  max., duty cycle=2%.

**SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM15N05 RFP15N05		RFM15N06 RFP15N06		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD} = 15\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F=4\text{ A}$ $d_I/d_t=100\text{ A}/\mu\text{s}$	100 (typ)		100(typ)		ns

\*Pulse Test: Width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$ .

RFM15N05, RFM15N06, RFP15N05, RFP15N06




FIGURE 1. NORMALIZED SWITCHING WAVEFORMS




FIGURE 2. TYPICAL SATURATION CHARACTERISTICS




FIGURE 3. NORMALIZED  $r_{DS(ON)}$  vs TEMPERATURE




FIGURE 4. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 5. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 6. MAXIMUM SAFE OPERATING AREA

4  
N-CHANNEL  
POWER MOSFETS




FIGURE 7. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 8.  $r_{DS(ON)}$  vs DRAIN CURRENT




FIGURE 9. THRESHOLD VOLTAGE vs TEMPERATURE ( $T_J$ )





FIGURE 10. SWITCHING TIME TEST CIRCUIT


Spice Model (RFM15N06)

```
.SUBCKT RFM15N06 2 1 3; rev 01/07/91
*Nominal Temperature = 25°C
.MODEL MOSMOD NMOS (VTO=3.46 KP=3.09 IS=1e-30 N=10 TOS=1 L=lu W=lu)
Vto 21 6 .74
Rsource 8 7 RDSMOD 34.82e-3
Rdrain 5 16 RDSMOD 13.3e-3
.MODEL RDSMOD RES (TC1=6.5e-3 TC2=3.28e-5)
.MODEL RVTOMOD RES (TC1=-4.30e-3 TC2=-3.77e-6)
.MODEL RVTOMOD2 RES (TC1=0 TC2=0)
Ebreak 11 7 17 18 10235
.MODEL RBKMOD RES (TC1=8.33e-1 TRS1=7.81e-4 TRS2=-9.28e-6)
.MODEL DBKMOD D (RS=3.83e-1 TRS1=7.81e-4 TRS2=-9.28e-6)
.MODEL DBDMOD D (IS=8.16e-13 RS=1.54e-2 TRS1=1.77e-3 TRS2=1.85e-5)
+CJO=9.16e-10 TT=7e-8
Cin 6 8 4.44e-10
Ca 12 8 9.14e-10
.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3.66 VOFF=-1.66)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.66 VOFF=-3.66)
.MODEL DPLCAPMOD D (CJO=4.90e-10 IS=1e-30 N=10)
Cb 12 14 5.81e-10
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=3.07 VOFF=8.07)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=8.07 VOFF=3.07)
Rgate 9 20 20.43
Lgate 1 9 1.32e-8
Ldrain 2 5 1.0e-10
Lsource 3 7 1.68e-8
Dbody 7 5 DBDMOD
Dbreak 5 11 DBKMOD
Dplcap 10 5 DPLCAPMOD
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evo 20 6 18 8 1
It 8 17 1
Mos 16 6 8 8 MOSMOD M=0.99
MOS2 16 21 8 8 MOSMOD M=0.01
Rbreak 17 18 RBKMOD 1
Rin 6 8 1e9
Rvto 18 19 RVTOMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD
Vbat 8 19 DC 1
.ENDS
```



Spice Model (RFM15N06)

```
.SUBCKT RFM15N06 2 1 3; rev 01/07/91
*Nominal Temperature = 25°C
.MODEL MOSMOD NMOS (VTO=3.46 KP=3.09 IS=1e-30 N=10 TOS=1 L=lu W=lu)
Vto 21 6 .74
Rsource 8 7 RDSMOD 34.82e-3
Rdrain 5 16 RDSMOD 13.3e-3
.MODEL RDSMOD RES (TC1=6.5e-3 TC2=3.28e-5)
.MODEL RVTOMOD RES (TC1=-4.30e-3 TC2=-3.77e-6)
.MODEL RVTOMOD2 RES (TC1=0 TC2=0)
Ebreak 11 7 17 18 102.35
.MODEL RBKMOD RES (TC1=8.33e-1 TRS1=7.81e-4 TRS2=-9.28e-6)
.MODEL DBKMOD D (RS=3.83e-1 TRS1=7.81e-4 TRS2=-9.28e-6)
.MODEL DBDMOD D (IS=8.16e-13 RS=1.54e-2 TRS1=1.77e-3 TRS2=1.85e-5 +CJO=9.16e-10 TT=7e-8)
Cin 6 8 4.44e-10
Ca 12 8 9.14e-10
.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3.66 VOFF=-1.66)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.66 VOFF=-3.66)
.MODEL DPLCAPMOD D (CJO=4.90e-10 IS=1e-30 N=10)
Cb 12 14 5.81e-10
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=3.07 VOFF=8.07)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=8.07 VOFF=3.07)
Rgate 9 20 20.43
Lgate 1 9 1.32e-8
Ldrain 2 5 1.0e-10
Lsource 3 7 1.68e-8
Dbody 7 5 DBDMOD
Dbreak 5 11 DBKMOD
Dplcap 10 5 DPLCAPMOD
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evto 20 6 18 8 1
It 8 17 1
Mos 16 6 8 8 MOSMOD M=0.99
MOS2 16 21 8 8 MOSMOD M=0.01
Rbreak 17 18 RBKMOD 1
Rin 6 8 1e9
Rvto 18 19 RVTOMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD
Vbat 8 19 DC 1
.ENDS
```





# RFM15N12/15N15 RFP15N12/15N15

## N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

### Features



- 15A, 120V and 150V
- $r_{DS(on)} = 0.15\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFM15N12 and RFM15N15 and the RFP15N12 and RFP15N15 are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the JEDEC TO-220AB plastic package.

### Packages



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	RFM15N12	RFM15N15	RFP15N12	RFP15N15	UNITS
Drain-Source Voltage .....	$V_{DSS}$ 120	150	120	150	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$ 120	150	120	150	V
Continuous Drain Current					
RMS Continuous .....	$I_D$ 15	15	15	15	A
Pulsed Drain Current .....	$I_{DM}$ 40	40	40	40	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 100	100	75	75	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....	0.8	0.8	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					

# Specifications RFM15N12, RFM15N15, RFP15N12, RFP15N15

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_c$ ) = 25° C unless otherwise specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM15N12 RFP15N12		RFM15N15 RFP15N15		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1 \text{ mA}$ $V_{GS} = 0$	120	—	150	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1 \text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 100 \text{ V}$ $V_{DS} = 120 \text{ V}$ $T_C = 125^\circ \text{ C}$ $V_{DS} = 100 \text{ V}$ $V_{DS} = 120 \text{ V}$	—	1	—	—	$\mu\text{A}$
			—	—	—	1	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20 \text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 7.5 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	1.125	—	1.125	V
		$I_D = 15 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	3	—	3	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 7.5 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	0.15	—	0.15	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS} = 10 \text{ V}$ $I_D = 7.5 \text{ A}$	5	—	5	—	mho
Input Capacitance	$C_{iss}$	$V_{DS} = 25 \text{ V}$ $V_{GS} = 0 \text{ V}$ $f = 1 \text{ MHz}$	—	1700	—	1700	pF
Output Capacitance	$C_{oss}$		—	750	—	750	
Reverse Transfer Capacitance	$C_{rss}$		—	350	—	350	
Turn-On Delay Time	$t_d(on)$	$V_{DD} = 75 \text{ V}$ $I_D = 7.5 \text{ A}$ $R_{gen} = R_{gs} = 50 \Omega$ $V_{GS} = 10 \text{ V}$	50(typ.)	75	50(typ.)	75	ns
Rise Time	$t_r$		150(typ.)	225	150(typ.)	225	
Turn-Off Delay Time	$t_d(off)$		185(typ.)	280	185(typ.)	280	
Fall Time	$t_f$		125(typ.)	190	125(typ.)	190	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM15N12, RFM15N15	—	1.25	—	1.25	°C/W
		RFP15N12, RFP15N15	—	1.67	—	1.67	

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM15N12 RFP15N12		RFM15N15 RFP15N15		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD} = 7.5 \text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F = 4 \text{ A}$ $d_I/d_t = 100 \text{ A}/\mu\text{s}$	200(typ)		200(typ)		ns

<sup>a</sup>Pulse Test: Width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

# RFM15N12, RFM15N15, RFP15N12, RFP15N15




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit

# RFD16N05

# RFD16N05SM

## N-Channel Enhancement Mode Power Field Effect Transistors (MegaFETs)

May 1992

### Features



- 16A, 50V
- $r_{DS(on)} = 0.047 \Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- +175°C Operating Temperature

### Description

The RFD16N05 and RFD16N05SM n-channel power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFD16N05 is supplied in the JEDEC TO-251AA plastic package and the RFD16N05SM in the TO-252AA plastic package.

### Packages



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

Drain-Source Voltage, $V_{DSS}$ .....	50V
Drain-Gate Voltage, ( $R_{GS} = 1\text{m}\Omega$ ), $V_{DGR}$ .....	50V
Gate-Source Voltage, $V_{GS}$ .....	$\pm 20\text{V}$
Drain Current:	
RMS Continuous, $I_D$ .....	16A
Pulsed, $I_{DM}$ .....	45A
Single Pulse Avalanche Rating, Refer to UIS SOA	
Power Dissipation, $P_D$ :	
$T_C = +25^\circ\text{C}$ .....	72W
Derate Above $T_C = +25^\circ\text{C}$ .....	0.48W/ $^\circ\text{C}$
Operating and Storage Junction	
Temperature Range, $T_J, T_{STG}$ .....	-55 to +175°C

# Specifications RFD16N05, RFD16N05SM

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c$ ) = 25°C unless otherwise specified:**

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		MIN.	MAX.		
Drain-Source Breakdown Voltage	$I_D = 0.25 \text{ mA}, V_{GS} = 0 \text{ V}$	50	—	V	
Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	2	4		
Zero Gate Voltage Drain Current	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$ $T_C = 150^\circ\text{C}$	—	1 50	$\mu\text{A}$	
Gate-Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	—	100	nA	
Static Drain-Source On Resistance	$I_D = 16 \text{ A}, V_{GS} = 10 \text{ V}$	—	0.047	$\Omega$	
Turn-On Time	$V_{DD} = 25 \text{ V}, I_D = 8 \text{ A}$ $I_{G1} = I_{G2} = 0.4 \text{ A}$ $V_{GS}(\text{clamp}) + 10 \text{ V}, -0.6 \text{ V}$ $R_L = 3.125 \Omega$	—	60	ns	
Turn-On Delay Time		—	14 (typ.)		
Rise Time		—	30 (typ.)		
Turn-Off Delay Time		—	52 (typ.)		
Fall Time		—	16 (typ.)		
Turn-Off Time		—	100		
Total Gate Charge		$V_{GS} = 0-20 \text{ V}$	—		80
Gate Charge at 10 V	$V_{GS} = 0-10 \text{ V}$	$V_{DD} = 40 \text{ V}$ $I_D = 16 \text{ A}$	—	45	
Threshold Gate Charge	$V_{GS} = 0-2 \text{ V}$	$R_L = 2.5 \Omega$	—	3	
Plateau Voltage	$I_D = 16 \text{ A}, V_{DS} = 15 \text{ V}$	—	7.5	V	
Turn-Off Energy Loss per Cycle	$V_{DD} = 25 \text{ V}, I_D = 8 \text{ A}, R_L = 3.125 \Omega$ $L = 0.2 \mu\text{H}, I_{G1} = I_{G2} = 0.4 \text{ A}$ $V_{GS}(\text{clamp}) + 10 \text{ V}, -0.6 \text{ V}$	—	19	$\mu\text{J}$	
Thermal Resistance, Junction to Case	$R_{\theta JC}$	—	2.083	$^\circ\text{C/W}$	
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	—	100		

**SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS:**

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
Diode Forward Voltage	$I_{SD} = 16 \text{ A}$	—	1.5	V
Reverse Recovery Time	$I_F = 16 \text{ A}, dI_F/dt = 100 \text{ A}/\mu\text{s}$	—	125	ns




Fig. 1 - Safe operating area curve. (Curves must be derated linearly with increase in temperature.)




Fig. 2 - Maximum continuous drain current vs. temperature.

# RFD16N05, RFD16N05SM




Fig. 3 - Normalized power dissipation vs. temperature derating curve.




Fig. 4 - Typical saturation characteristics.




Fig 5 - Typical transfer characteristics.




Fig 6 - Normalized R<sub>ds(on)</sub> vs. junction temperature.




Fig. 7 - Normalized gate threshold voltage.




Fig. 8 - Normalized drain source breakdown voltage vs. temperature.

**4**

**N-CHANNEL  
POWER MOSFETS**

# RFD16N05, RFD16N05SM




Fig. 9 - Typical capacitance vs. voltage.




Fig. 10 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 11 - Resistive Switching.





Fig. 12 - Unclamped energy test circuit.




Fig. 13 - Unclamped energy waveforms.




Fig. 14 - Unclamped-Inductive-Switching SOA. (Single Pulse UIS SOA)



# RFM18N08/18N10 RFP18N08/18N10

## N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

### Features



- 18A, 80V and 100V
- $r_{DS(on)} = 0.1\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFM18N08 and RFM18N10 and the RFP18N08 and RFP18N10 are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the JEDEC TO-220AB plastic package.

### Packages



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	RFM18N08	RFM18N10	RFP18N08	RFP18N10	UNITS	
Drain-Source Voltage .....	$V_{DS}$	80	100	80	100	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$	80	100	80	100	V
Continuous Drain Current						
RMS Continuous .....	$I_D$	18	18	18	18	A
Pulsed Drain Current .....	$I_{DM}$	45	45	45	45	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	100	100	75	75	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.8	0.8	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

## Specifications RFM18N08, RFM18N10, RFP18N08, RFP18N10

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_c$ ) = 25° C unless otherwise specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM18N08 RFP18N08		RFM18N10 RFP18N10		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1 \text{ mA}$ $V_{GS} = 0$	80	—	100	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1 \text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 65 \text{ V}$ $V_{DS} = 80 \text{ V}$	—	1	—	—	$\mu\text{A}$
		$T_c = 125^\circ\text{C}$ $V_{DS} = 65 \text{ V}$ $V_{DS} = 80 \text{ V}$	—	50	—	—	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20 \text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 9 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	0.9	—	0.9	V
		$I_D = 18 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	3.0	—	3.0	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 9 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	0.10	—	0.10	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS} = 10 \text{ V}$ $I_D = 9 \text{ A}$	5	—	5	—	mho
Input Capacitance	$C_{iss}$	$V_{DS} = 25 \text{ V}$	—	1700	—	1700	pF
Output Capacitance	$C_{oss}$	$V_{GS} = 0 \text{ V}$	—	750	—	750	
Reverse Transfer Capacitance	$C_{rss}$	$f = 1\text{MHz}$	—	300	—	300	
Turn-On Delay Time	$t_d(on)$	$R_{gen} = R_{gs} = 50 \Omega$ $V_{DD} = 50 \text{ V}$ $I_D = 9 \text{ A}$ $V_{GS} = 10 \text{ V}$	60(typ.)	90	60(typ.)	90	ns
Rise Time	$t_r$		300(typ.)	450	300(typ.)	450	
Turn-Off Delay Time	$t_d(off)$		150(typ.)	225	150(typ.)	225	
Fall Time	$t_f$		150(typ.)	225	150(typ.)	225	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM18N08, RFM18N10	—	1.25	—	1.25	$^\circ\text{C/W}$
		RFP18N08, RFP18N10	—	1.67	—	1.67	

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM18N08 RFM18N10		RFP18N08 RFP18N10		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD} = 9 \text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F = 4 \text{ A}$ $dI_F/dt = 100 \text{ A}/\mu\text{s}$	150(typ)		150(typ)		ns

<sup>a</sup>Pulse Test: Width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

**RFM18N08, RFM18N10, RFP18N08, RFP18N10**




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit

## N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)

August 1991

### Features


- 22A, 100V
- $r_{DS(on)} = 0.080\Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 175°C Operating Temperature

### Description

The RFP22N10 n-channel power MOSFETs is manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. The RFP22N10 was designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. This transistor can be operated directly from integrated circuits.


The RFP22N10 is supplied in the JEDEC TO-220AB plastic package.

### Package

 TO-220AB  
TOP VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFP22N10	UNITS
Drain-Source Voltage .....	100	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	100	V
Continuous Drain Current .....	22	A
Pulsed Drain Current .....	50	A
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ .....	100	W
Derated Above $T_C = 25^\circ\text{C}$ .....	0.67	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	-55 to +175	$^\circ\text{C}$
Single Pulse Avalanche Rating, Refer to UIS SOA Curve		

# Specifications RFP22N10

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c$ )=25°C unless otherwise specified:**

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		MIN.	MAX.		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D=0.25$ mA, $V_{GS}=0$ V	100	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ , $I_D=0.25$ mA	2	4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=80$ V, $V_{GS}=0$ V $T_C=150^\circ$ C	—	1 50	$\mu$ A
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20$ V, $V_{DS}=0$ V	—	100	nA
Static Drain-Source On Resistance	$r_{DS(on)}$	$I_D=22$ A, $V_{GS}=10$ V	—	0.080	$\Omega$
Turn-On Time	$t_{(on)}$	$V_{DD}=50$ V, $I_D=11$ A $I_{Q1}=I_{Q2}=0.6$ A $V_{GS}$ (clamp): +10 V, -0.6 V $R_L=4.55$ $\Omega$ (See Fig. 12)	—	60	ns
Turn-On Delay Time	$t_d(on)$		13 (typ.)	—	
Rise Time	$t_r$		24 (typ.)	—	
Turn-Off Delay Time	$t_d(off)$		65 (typ.)	—	
Fall Time	$t_f$		18 (typ.)	—	
Turn-Off Time	$t_{(off)}$		—	120	
Total Gate Charge	$Q_g(\text{total})$	$V_{GS}=0$ to 20V	$V_{DD}=80$ V	—	150
Gate Charge at 10 V	$Q_g(10)$	$V_{GS}=0$ to 10V	$I_D=22$ A	—	75
Threshold Gate Charge	$Q_g(th)$	$V_{GS}=0$ to 2V	$R_L=3.64$ $\Omega$	—	3.5
Plateau Voltage	$V(\text{plateau})$	$I_D=22$ A, $V_{DS}=15$ V	—	7.5	V
Turn-Off Energy Loss per Cycle	$E_{off}$	$V_{DD}=50$ V, $I_D=11$ A, $R_L=4.55$ $\Omega$ $L=0.2$ $\mu$ H, $I_{Q1}=I_{Q2}=0.6$ A $V_{GS}$ (clamp): +10 V, -0.6 V	—	80	$\mu$ J
Thermal Resistance, Junction to Case	$R_{\theta JC}$		—	1.5	$^\circ$ C/W
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$		—	80	

**SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS:**

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		MIN.	MAX.		
Diode Forward Voltage	$V_{SD}$	$I_{SD}=22$ A	—	1.5	V
Reverse Recovery Time	$t_{rr}$	$I_F=22$ A, $di_F/dt=100$ A/ $\mu$ s	—	200	ns




Fig. 1 - Safe-operating-area curve. (Curves must be derated linearly with increase in temperature.)




Fig. 2 - Unclamped-inductive-switching safe-operating-area curve. (Single pulse UIS SOA). See Fig. 13 for test circuit.




Fig. 3 - Maximum continuous drain current vs. temperature.




Fig. 4 - Normalized power dissipation vs. temperature derating curve.




Fig. 5 - Typical saturation characteristics.




Fig. 6 - Typical transfer characteristics.




Fig. 7 - Normalized  $r_{ds(on)}$  vs. junction temperature.




Fig. 8 - Normalized gate threshold voltage.




Fig. 9 - Normalized drain source breakdown voltage vs. temperature.




Fig. 10 - Typical capacitance vs. voltage.






Fig. 11 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Switching Test Circuit




Switching Waveforms

Fig. 12 - Resistive switching.



UIS Test Circuit



UIS Waveform

Fig. 13 - Unclamped-inductive-switching test.



## N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)

August 1991

### Features


- 25A, 50V
- $r_{DS(on)} = 0.047\Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 175°C Operating Temperature

### Description

The RFP25N05 n-channel power MOSFET is manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. The RFP25N05 was designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. This transistor can be operated directly from integrated circuits.


The RFP25N05 is supplied in the JEDEC TO-220AB plastic package.

### Package

 TO-220AB  
TOP VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFP25N05	UNITS
Drain-Source Voltage .....	50	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	50	V
Continuous Drain Current .....	25	A
Pulsed Drain Current .....	65	A
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ .....	72	W
Derated Above $T_C = 25^\circ\text{C}$ .....	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	-55 to +175	$^\circ\text{C}$
Single Pulse Avalanche Rating, Refer to UIS SOA Curve		

**4**  
 N-CHANNEL  
 POWER MOSFETS

# Specifications RFP25N05

## Electrical Characteristics At Case Temperature ( $T_C$ ) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 0.25mA, V_{GS} = 0V$	50	-	-	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 0.25mA$	2	-	4	V	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 80V, V_{GS} = 0V$	-	-	1	$\mu A$	
		$T_C = +150^\circ C$	-	-	50	$\mu A$	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20V$	-	-	100	nA	
On Resistance	$r_{DS(on)}$	$I_D = 25A, V_{GS} = 10V$	-	-	0.047	$\Omega$	
Turn-On Time	$t_{(on)}$	$V_{DD} = 25V, I_D = 12.5A$	-	-	60	ns	
Turn-On Delay Time	$t_{d(on)}$	$R_L = 2\Omega$	-	14	-	ns	
Rise Time	$t_r$	$I_{G1} = I_{G2} = 0.5A$	-	30	-	ns	
Turn-Off Delay Time	$t_{d(off)}$	$V_{GS(clamp)} = +10V, -0.6V$	-	45	-	ns	
Fall Time	$t_f$		-	14	-	ns	
Turn-Off Time	$t_{(off)}$		-	-	100	ns	
Total Gate Charge	$Q_{g(tot)}$	$V_{GS} = 0 - 20V$	$V_{DD} = 40V$ $I_D = 25A$ $R_L = 1.6\Omega$	-	-	80	nC
Gate Charge at 10V	$Q_{g(10)}$	$V_{GS} = 0 - 10V$		-	-	45	nC
Threshold Gate Charge	$Q_{g(th)}$	$V_{GS} = 0 - 2V$		-	-	3	nC
Plateau Voltage	$V_{(plateau)}$	$I_D = 25A, V_{DS} = 15V$		-	-	7.5	V
Turn-Off Energy Loss per Cycle	$E_{off}$	$V_{DD} = 25V, I_D = 12.5A, I_{G1} = I_{G2} = 0.5A$ $V_{GS(clamp)} = +10V, -0.6V, L = 0.2\mu H,$ $R_L = 2\Omega$	-	-	30	$\mu J$	
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	-	2.083	$^\circ C/W$	
Thermal Resistance Diode Junction to Ambient	$R_{\theta JA}$		-	-	80	$^\circ C/W$	

## Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Forward Voltage	$V_{SD}$	$I_{SD} = 25A$	-	-	1.5	V
Reverse Recovery Time	$t_{rr}$	$I_f = 25A, di/dt = 100A/\mu s$	-	-	125	ns




FIGURE 1. SAFE-OPERATING-AREA CURVE (CURVES MUST BE DERATED LINEARLY WITH INCREASE IN CASE TEMPERATURE)




FIGURE 2. UNCLAMPED -INDUCTIVE-SWITCHING SOA (SINGLE PULSE UISO)

Performance Curves




FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT VS. TEMPERATURE




FIGURE 4. NORMALIZED POWER DISSIPATION VS. TEMPERATURE DERATING CURVE




FIGURE 5. TYPICAL SATURATION CHARACTERISTICS




FIGURE 6. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 7. NORMALIZED  $r_{DS(on)}$  VS. JUNCTION TEMPERATURE




FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE

4  
N-CHANNEL  
POWER MOSFETS

Performance Curves (Continued)




FIGURE 9. NORMALIZED DRAIN-TO-SOURCE BREAKDOWN VOLTAGE VS. TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE VS. VOLTAGE FOR ALL TYPES




FIGURE 11. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT. (REFER TO HARRIS APPLICATION NOTES AN-7254 AND AN-7260)





FIGURE 12. RESISTIVE SWITCHING

Performance Curves (Continued)




FIGURE 13. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14. UNCLAMPED ENERGY WAVEFORMS

# RFM25N06

# RFP25N06

## N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

### Features

- 25A, 50V and 60V
- $r_{DS(on)} = 0.07\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The RFM25N06 and RFP25N06 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM-type is supplied in the JEDEC TO-204AA steel package and the RFP-type in the JEDEC TO-220AB plastic package.

### Package

TO-204AA




TO-220AB  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFM25N06	RFP25N06	UNITS	
Drain-Source Voltage .....	$V_{DSS}$	60	60	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$	60	60	V
Continuous Drain Current .....	$I_D$	25	25	A
Pulsed Drain Current .....	$I_{DM}$	60	60	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$ .....	$P_D$	100	75	W
Linear Derating Factor .....		0.8	0.6	W/°C
Operating and Storage Temperature .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	°C

## Specifications RFM25N06, RFP25N06

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_C$ ) = 25°C Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			RFM25N06 RFP25N06		
			MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1 \text{ mA}$ $V_{GS} = 0$	60	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1 \text{ mA}$	2	4	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 40 \text{ V}$ $V_{GS} = 50 \text{ V}$	—	—	$\mu\text{A}$
		$T_C = 125^\circ\text{C}$ $V_{DS} = 40 \text{ V}$ $V_{GS} = 50 \text{ V}$	—	50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20 \text{ V}$ $V_{DS} = 0$	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 12.5 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	0.875	V
		$I_D = 25 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	2.5	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 12.5 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	0.07	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS} = 10 \text{ V}$ $I_D = 12.5 \text{ A}$	5	—	mho
Input Capacitance	$C_{iss}$	$V_{DS} = 25 \text{ V}$	—	1700	pF
Output Capacitance	$C_{oss}$	$V_{GS} = 0 \text{ V}$	—	900	
Reverse Transfer Capacitance	$C_{rss}$	$f = 0.1 \text{ MHz}$	—	400	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 30 \text{ V}$	18 (typ.)	60	ns
Rise Time	$t_r$	$I_D = 12.5 \text{ A}$	120 (typ.)	225	
Turn-Off Delay Time	$t_{d(off)}$	$R_{gen} = R_{gs} = 50 \Omega$	123 (typ.)	225	
Fall Time	$t_f$	$V_{GS} = 10 \text{ V}$	123 (typ.)	200	
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	RFM25N06	—	1.25	
		RFP25N06	—	1.67	$^\circ\text{C/W}$

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.


### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			RFM25N06 RFP25N06		
			MIN.	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD} = 12.5 \text{ A}$	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F = 4 \text{ A}$ $di_F/dt = 100 \text{ A}/\mu\text{s}$	150(typ.)		ns

\*Pulse Test: Width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .


**4**  
N-CHANNEL  
POWER MOSFETS

# RFM25N06, RFP25N06




92GS-44237

Fig. 1 — Maximum operating areas for all types.




92CS-34818

Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




92CS-37066

Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.



92CS-37067

Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.









92CS-37068

Fig. 5 — Typical transfer characteristics for all types.



# RFM25N06, RFP25N06



4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features


- 25A, 180V and 200V
- $r_{DS(on)} = 0.15\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- High-Carrier, Low-Inductance Package

### Description

The RFH25N18 and RFH25N20 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFH-types are supplied in the JEDEC TO-218AC plastic package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFH25N18	RFH25N20	UNITS
Drain-Source Voltage .....	$V_{DSS}$ 180	200	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$ 180	200	V
Continuous Drain Current .....	$I_D$ 25	25	A
Pulsed Drain Current .....	$I_{DM}$ 60	60	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	$P_D$ 150	150	W
Linear Derating Factor .....	1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Temperature .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFH25N18, RFH25N20

**ELECTRICAL CHARACTERISTICS, at Case Temperature (T<sub>C</sub>) = 25°C unless otherwise specified.**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH25N18		RFH25N20		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	V <sub>DSS</sub>	I <sub>D</sub> = 1 mA V <sub>GS</sub> = 0	180	—	200	—	V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>GS</sub> = V <sub>DS</sub> I <sub>D</sub> = 1 mA	2	4	2	4	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 145 V	—	1	—	—	μA
		V <sub>DS</sub> = 160 V	—	—	—	1	
		T <sub>C</sub> = 125°C V <sub>DS</sub> = 145 V	—	50	—	—	
		V <sub>DS</sub> = 160 V	—	—	—	50	
Gate-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ± 20 V V <sub>DS</sub> = 0	—	100	—	100	nA
Drain-Source On Voltage	V <sub>DS(on)</sub> <sup>a</sup>	I <sub>D</sub> = 12.5 A V <sub>GS</sub> = 10 V	—	1.875	—	1.875	V
		I <sub>D</sub> = 25 A V <sub>GS</sub> = 10 V	—	5	—	5	
Static Drain-Source On Resistance	r <sub>DS(on)</sub> <sup>a</sup>	I <sub>D</sub> = 12.5 A V <sub>GS</sub> = 10 V	—	.15	—	.15	Ω
Forward Transconductance	g <sub>fs</sub> <sup>a</sup>	V <sub>DS</sub> = 10 V I <sub>D</sub> = 12.5 A	7	—	7	—	mho
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 25 V	—	3500	—	3500	pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V	—	900	—	900	
Reverse Transfer Capacitance	C <sub>ras</sub>	f = 1MHz	—	400	—	400	
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DS</sub> = 100 V	40(typ)	80	40(typ)	80	ns
Rise Time	t <sub>r</sub>	I <sub>D</sub> = 12.5 A	150(typ)	225	150(typ)	225	
Turn-Off Delay Time	t <sub>d(off)</sub>	R <sub>gen</sub> =R <sub>gs</sub> =50Ω	300(typ)	400	300(typ)	400	
Fall Time	t <sub>f</sub>	V <sub>GS</sub> = 10 V	120(typ)	200	120(typ)	200	
Thermal Resistance Junction-to-Case	R <sub>θJC</sub>	RFH25N18, RFH25N20 Series	—	0.83	—	0.83	°C/W

<sup>a</sup>Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS				UNITS		
		RFH25N18		RFH25N20				
		Min.	Max.	Min.	Max.			
Diode Forward Voltage	V <sub>SD</sub> *	I <sub>SD</sub> = 12.5A		—	1.4	—	1.4	V
Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 4A, dI <sub>F</sub> /dt = 100 A/μs		300 (typ.)		300 (typ.)		ns

\* Pulse Test: Width ≤ 300 μs, Duty cycle ≤ 2%.

# RFH25N18, RFH25N20




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

# RFH25N18, RFH25N20




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

4  
N-CHANNEL  
POWER MOSFETS

# RFK25N18

# RFK25N20

## N-Channel Enhancement-Mode Power Field-Effect Transistors

May 1992

### Features


- 25A, 180V and 200V
- $r_{DS(on)} = 0.15\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFK25N18 and RFK25N20 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFK-types are supplied in the JEDEC TO-204AE steel package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFK25N18	RFK25N20	UNITS
Drain-Source Voltage .....	180	200	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	180	200	V
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ .....	25	25	A
Pulsed Drain Current .....	60	60	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	150	150	W
Linear Derating Factor .....	1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Temperature .....	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFK25N18, RFK25N20

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c$ )=25°C unless otherwise specified.**

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFK25N18		RFK25N20		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D=1\text{ mA}$ $V_{GS}=0$	180	—	200	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=145\text{ V}$ $V_{GS}=160\text{ V}$	—	1	—	—	$\mu\text{A}$
		$T_c=125^\circ\text{C}$ $V_{DS}=145\text{ V}$ $V_{GS}=160\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=12.5\text{ A}$ $V_{GS}=10\text{ V}$	—	1.875	—	1.875	V
		$I_D=25\text{ A}$ $V_{GS}=10\text{ V}$	—	5	—	5	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=12.5\text{ A}$ $V_{GS}=10\text{ V}$	—	.15	—	.15	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS}=10\text{ V}$ $I_D=12.5\text{ A}$	7	—	7	—	mho
Input Capacitance	$C_{iss}$	$V_{DS}=25\text{ V}$ $V_{GS}=0\text{ V}$ $f=1\text{ MHz}$	—	3500	—	3500	pF
Output Capacitance	$C_{oss}$		—	900	—	900	
Reverse Transfer Capacitance	$C_{rss}$		—	400	—	400	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=100\text{ V}$ $I_D=12.5\text{ A}$ $R_{gen}=R_{gs}=50\ \Omega$ $V_{GS}=10\text{ V}$	40(typ)	80	40(typ)	80	ns
Rise Time	$t_r$		150(typ)	225	150(typ)	225	
Turn-Off Delay Time	$t_d(off)$		300(typ)	400	300(typ)	400	
Fall Time	$t_f$		120(typ)	200	120(typ)	200	
Thermal Resistance Junction-to-Case	$R\theta_{jc}$		RFK25N18, RFK25N20 Series	—	0.83	—	

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

4  
N-CHANNEL  
POWER MOSFETS

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFK25N18		RFK25N20		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD}=12.5\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F=4\text{ A}$ $dI_F/dt=100\text{ A}/\mu\text{s}$	300(typ)		300(typ)		ns

<sup>a</sup>Pulse Test: Width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$ .

# RFK25N18, RFK25N20




Fig. 1 — Maximum safe operating areas for all types.




Fig. 2 — Power vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.



# RFK25N18, RFK25N20




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features


- 30A, 120V and 150V
- $r_{DS(on)} = 0.075\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- High-Carrier, Low-Inductance Package

### Description

The RFH30N12 and RFH30N15 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFH-types are supplied in the JEDEC TO-218AC plastic package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFH30N12	RFH30N15	UNITS
Drain-Source Voltage .....	$V_{DSS}$ 120	150	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$ 120	150	V
Continuous Drain Current .....	$I_D$ 30	30	A
Pulsed Drain Current .....	$I_{DM}$ 100	100	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	$P_D$ 150	150	W
Linear Derating Factor .....	1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Temperature .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFH30N12, RFH30N15

**ELECTRICAL CHARACTERISTICS, at Case Temperature (T<sub>C</sub>) = 25°C unless otherwise specified.**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH30N12		RFH30N15		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	V <sub>DSS</sub>	I <sub>D</sub> = 1 mA V <sub>GS</sub> = 0	120	—	150	—	V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>GS</sub> = V <sub>DS</sub> I <sub>D</sub> = 1 mA	2	4	2	4	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 100 V	—	1	—	—	μA
		V <sub>DS</sub> = 120 V	—	—	—	1	
		T <sub>C</sub> = 125°C V <sub>DS</sub> = 100 V	—	50	—	—	
		V <sub>DS</sub> = 120 V	—	—	—	50	
Gate-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ± 20 V V <sub>DS</sub> = 0	—	100	—	100	nA
On-State Gate Voltage	V <sub>GS(on)</sub> <sup>a</sup>	V <sub>DS</sub> = 5 V I <sub>D</sub> = 15 A	—	8	—	8	V
		V <sub>DS</sub> = 10 V I <sub>D</sub> = 30 A	—	10	—	10	
Drain-Source On Voltage	V <sub>DS(on)</sub> <sup>a</sup>	I <sub>D</sub> = 15 A V <sub>GS</sub> = 10 V	—	1.125	—	1.125	V
		I <sub>D</sub> = 30 A V <sub>GS</sub> = 10 V	—	2.65	—	2.65	
Static Drain-Source On Resistance	r <sub>DS(on)</sub> <sup>a</sup>	I <sub>D</sub> = 15 A V <sub>GS</sub> = 10 V	—	0.075	—	0.075	Ω
Forward Transconductance	g <sub>fs</sub> <sup>a</sup>	V <sub>DS</sub> = 10 V I <sub>D</sub> = 15 A	10	—	10	—	mho
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 25 V	—	3000	—	3000	pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V	—	1200	—	1200	
Reverse Transfer Capacitance	C <sub>rss</sub>	f = 1 MHz	—	500	—	500	
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DS</sub> = 75 V	75(typ)	115	75(typ)	115	ns
Rise Time	t <sub>r</sub>	I <sub>D</sub> = 15 A	420(typ)	630	420(typ)	630	
Turn-Off Delay Time	t <sub>d(off)</sub>	R <sub>gen</sub> =R <sub>gs</sub> =50Ω	300(typ)	450	300(typ)	450	
Fall Time	t <sub>f</sub>	V <sub>GS</sub> = 10 V	250(typ)	375	250(typ)	375	
Thermal Resistance Junction-to-Case	R <sub>θJC</sub>	RFH30N12, RFH30N15 Series	—	0.83	—	0.83	°C/W

<sup>a</sup>Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH30N12		RFH30N15		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	V <sub>SD</sub> *	I <sub>SD</sub> = 15A	—	1.4	—	1.4	V
Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 4A, d <sub>IF</sub> /d <sub>t</sub> = 100 A/μs	200 (typ.)		200 (typ.)		ns

\* Pulse Test: Width ≤ 300 μs, Duty cycle ≤ 2%.

**4**  
N-CHANNEL  
POWER MOSFETS

# RFH30N12, RFH30N15




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

# RFH30N12, RFH30N15




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features


- 30A, 120V and 150V
- $r_{DS(on)} = 0.075\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFK30N12 and RFK30N15 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFK-types are supplied in the JEDEC TO-204AE steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFK30N12	RFK30N15	UNITS	
Drain-Source Voltage .....	$V_{DSS}$	120	150	V
Drain-Gate Voltage ( $R_{GS} = 1\text{M}\Omega$ ) .....	$V_{DGR}$	120	150	V
Continuous Drain Current				
$T_C = +25^\circ\text{C}$ .....	$I_D$	30	30	A
Pulsed Drain Current .....	$I_{DM}$	100	100	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$ .....	$P_D$	120	120	W
Linear Derating Factor .....		1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Temperature .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFK30N12, RFK30N15

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c$ )=25°C unless otherwise specified.**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFK30N12		RFK30N15		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$V_{DSS}$	$I_D=1\text{ mA}$ $V_{GS}=0$	120	—	150	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=100\text{ V}$ $V_{GS}=120\text{ V}$	—	1	—	—	$\mu\text{A}$
		$T_c=125^\circ\text{C}$ $V_{DS}=100\text{ V}$ $V_{GS}=120\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=15\text{ A}$ $V_{GS}=10\text{ V}$	—	1.125	—	1.125	V
		$I_D=30\text{ A}$ $V_{GS}=10\text{ V}$	—	3	—	3	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=15\text{ A}$ $V_{GS}=10\text{ V}$	—	0.075	—	0.075	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS}=10\text{ V}$ $I_D=15\text{ A}$	10	—	10	—	mho
Input Capacitance	$C_{iss}$	$V_{DS}=25\text{ V}$	—	3000	—	3000	pF
Output Capacitance	$C_{oss}$	$V_{GS}=0\text{ V}$	—	1200	—	1200	
Reverse Transfer Capacitance	$C_{rss}$	$f=1\text{ MHz}$	—	500	—	500	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=75\text{ V}$	75(typ)	115	75(typ)	115	ns
Rise Time	$t_r$	$I_D=15\text{ A}$	420(typ)	630	420(typ)	630	
Turn-Off Delay Time	$t_d(off)$	$R_{\theta on}=R_{\theta gs}=50\ \Omega$	300(typ)	450	300(typ)	450	
Fall Time	$t_f$	$V_{GS}=10\text{ V}$	250(typ)	375	250(typ)	375	
Thermal Resistance Junction-to-Case	$R_{\theta jc}$	RFK30N12, RFK30N15 Series	—	0.83	—	0.83	

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFK30N12		RFK30N15		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD}=15\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F=4\text{ A}$ $d_{IF}/d_t=100\text{ A}/\mu\text{s}$	200(typ)		200(typ)		ns

\*Pulse Test: Width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$ .

4

N-CHANNEL  
POWER MOSFETS

# RFK30N12, RFK30N15




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.



# RFK30N12, RFK30N15




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features


- 35A, 80V and 100V
- $r_{DS(on)} = 0.055\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- High-Carrier, Low-Inductance Package

### Description

The RFH35N08 and RFH35N10 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFH-types are supplied in the JEDEC TO-218AC plastic package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFH35N08	RFH35N10	UNITS
Drain-Source Voltage .....	80	100	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	80	100	V
Continuous Drain Current .....	35	35	A
Pulsed Drain Current .....	100	100	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	150	150	W
Linear Derating Factor .....	1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Temperature .....	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFH35N08, RFH35N10

**ELECTRICAL CHARACTERISTICS, at Case Temperature (T<sub>c</sub>) = 25° C unless otherwise specified.**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH35N08		RFH35N10		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	I <sub>D</sub> = 1 mA V <sub>GS</sub> = 0	80	—	100	—	V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>GS</sub> = V <sub>DS</sub> I <sub>D</sub> = 1 mA	2	4	2	4	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 65 V	—	1	—	—	μA
		V <sub>DS</sub> = 80 V	—	—	—	1	
		T <sub>C</sub> = 125° C V <sub>DS</sub> = 65 V	—	50	—	—	
		V <sub>DS</sub> = 80 V	—	—	—	50	
Gate-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ± 20 V V <sub>DS</sub> = 0	—	100	—	100	nA
Drain-Source On Voltage	V <sub>DS(on)</sub> <sup>a</sup>	I <sub>D</sub> = 17.5 A V <sub>GS</sub> = 10 V	—	0.963	—	0.963	V
		I <sub>D</sub> = 35 A V <sub>GS</sub> = 10 V	—	3.0	—	3.0	
Static Drain-Source On Resistance	r <sub>DS(on)</sub> <sup>a</sup>	I <sub>D</sub> = 17.5 A V <sub>GS</sub> = 10 V	—	0.055	—	0.055	Ω
Forward Transconductance	g <sub>fs</sub> <sup>a</sup>	V <sub>DS</sub> = 10 V I <sub>D</sub> = 17.5 A	10	—	10	—	mho
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 25 V	—	3000	—	3000	pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V	—	1500	—	1500	
Reverse Transfer Capacitance	C <sub>rss</sub>	f = 1 MHz	—	600	—	600	
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = 50 V	45(typ)	100	45(typ)	100	ns
Rise Time	t <sub>r</sub>	I <sub>D</sub> = 17.5 A	225(typ)	450	225(typ)	450	
Turn-Off Delay Time	t <sub>d(off)</sub>	R <sub>gen</sub> = R <sub>gs</sub> = 50Ω	240(typ)	450	240(typ)	450	
Fall Time	t <sub>f</sub>	V <sub>GS</sub> = 10 V	165(typ)	350	165(typ)	350	
Thermal Resistance Junction-to-Case	R <sub>θJC</sub>	RFH35N08, RFH35N10 Series	—	0.83	—	0.83	°C/W

<sup>a</sup>Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS


CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH35N08		RFH35N10		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	V <sub>SD</sub> <sup>*</sup>	I <sub>SD</sub> = 17.5A	—	1.4	—	1.4	V
Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 4A, d <sub>I</sub> F/d <sub>t</sub> = 100 A/μs	200 (typ.)		200 (typ.)		ns

\* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

4


N-CHANNEL  
POWER MOSFETS

# RFH35N08, RFH35N10




92CS-38775

Fig. 1 - Maximum safe operating areas for all types.




92CS-37168

Fig. 2 - Power vs. temperature derating curve for all types.




92CS-37169

Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.



92CS-37170

Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.



92CS-37171

Fig. 5 - Typical transfer characteristics for all types.

# RFH35N08, RFH35N10




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features


- 35A, 80V and 100V
- $r_{DS(on)} = 0.055\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFK35N08 and RFK35N10 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFK-types are supplied in the JEDEC TO-204AE steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFK35N08	RFK35N10	UNITS
Drain-Source Voltage .....	80	100	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	80	100	V
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ .....	35	35	A
Pulsed Drain Current .....	100	100	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	150	150	W
Linear Derating Factor .....	1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Temperature .....	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFK35N08, RFK35N10

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_C$ )=25° C unless otherwise specified.**

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFK35N08		RFK35N10		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D=1\text{ mA}$ $V_{GS}=0$	80	—	100	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=65\text{ V}$ $V_{GS}=80\text{ V}$	—	1	—	—	$\mu\text{A}$
		$T_C=125^\circ\text{ C}$ $V_{DS}=65\text{ V}$ $V_{GS}=80\text{ V}$	—	50	—	—	
			—	—	—	50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=17.5\text{ A}$ $V_{GS}=10\text{ V}$	—	0.9625	—	0.9625	V
		$I_D=35\text{ A}$ $V_{GS}=10\text{ V}$	—	3.5	—	3.5	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=17.5\text{ A}$ $V_{GS}=10\text{ V}$	—	0.055	—	0.055	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS}=10\text{ V}$ $I_D=17.5\text{ A}$	10	—	10	—	mho
Input Capacitance	$C_{iss}$	$V_{DS}=25\text{ V}$	—	3000	—	3000	pF
Output Capacitance	$C_{oss}$	$V_{GS}=0\text{ V}$	—	1500	—	1500	
Reverse Transfer Capacitance	$C_{rss}$	$f=1\text{ MHz}$	—	600	—	600	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=50\text{ V}$	45(typ)	100	45(typ)	100	ns
Rise Time	$t_r$	$I_D=17.5\text{ A}$	225(typ)	450	225(typ)	450	
Turn-Off Delay Time	$t_d(off)$	$R_{gen}=R_{gs}=50\ \Omega$	240(typ)	450	240(typ)	450	
Fall Time	$t_f$	$V_{GS}=10\text{ V}$	165(typ)	350	165(typ)	350	
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	RFK35N08, RFK35N10 Series	—	0.83	—	0.83	$^\circ\text{C/W}$

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFK35N08		RFK35N10		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}^a$	$I_{SD}=17.5\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F=4\text{ A}$ $dI_F/dt=100\text{ A}/\mu\text{s}$	200(typ)		200(typ)		ns

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

**4**  
N-CHANNEL  
POWER MOSFETS

# RFK35N08, RFK35N10




Fig. 1 — Maximum safe operating areas for all types.




Fig. 2 — Power vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.



# RFK35N08, RFK35N10




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

4  
N-CHANNEL  
POWER MOSFETS

August 1991

### Features



- 40A, 100V
- $r_{DS(on)} = 0.040\Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- +175°C Operating Temperature

### Description

The RFG40N10 and RFP40N10 n-channel ESD rated power MOSFET's are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFP40N10 is supplied in the JEDEC TO-220AB plastic package and the RFG40N10 is supplied in the TO-247 plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFG40N10 RFP40N10	UNITS
Drain-Source Voltage .....	100	V
Drain-Gate Voltage ( $R_{GS} = 1\text{ M}\Omega$ ) .....	100	V
Continuous Drain Current .....	40	A
Pulsed Drain Current .....	100	A
Gate-Source Voltage .....	$\pm 20$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ .....	160	W
Derated Above +25°C .....	1.07	W/°C
Operating and Storage Junction Temperature Range .....	-55 to +175	°C

# Specifications RFG40N10, RFP40N10

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_c$ ) = 25°C unless otherwise specified.

CHARACTERISTICS		TEST CONDITIONS	LIMITS		UNITS	
			MIN	MAX.		
Drain-Source Breakdown Voltage	BVDSS	ID = 0.25 mA, VGS = 0 V	100	-	V	
Gate Threshold Voltage	VGS(th)	VGS = VDS, ID = 0.25 mA	2	4		
Zero Gate Voltage Drain Current	IDSS	VDS = 80 V, VGS = 0 V Tc = 150°C	-	1 50	μA	
Gate-Source Leakage Current	IGSS	VGS = ±20 V, VDS = 0 V	-	100	nA	
Static Drain-Source on Resistance	rDS(on)	ID = 40 A, VGS = 10 V	-	0.040	Ω	
Turn-On Time	t(on)	VDD = 50 V, ID = 20 A Ig1 = Ig2 = 1.2 A VGS (clamp): +10 V, -0.6 V RL = 2.5 Ω	-	80	ns	
Turn-On Delay Time	td(on)		17 (typ)	-		
Rise Time	tr		30 (typ)	-		
Turn-Off Delay Time	td(off)		42 (typ)	-		
Fall Time	tr		20 (typ)	-		
Turn-Off Time	t(off)		-	100		
Total Gate Charge	Qg(total)	VGS = 0 to 20 V	VDD = 80 V ID = 40 A RL = 2 Ω	-	300	nC
Gate Charge at 10V	Qg(10)	VGS = 0 to 10 V		-	150	
Threshold Gate Charge	Qg(th)	VGS = 0 to 2 V		-	7.5	
Plateau Voltage	V(plateau)	ID = 40 A, VDS = 15 V	-	7.5	V	
Turn-Off Energy Loss per Cycle	Eoff	VDD = 50 V, ID = 20 A, RL = 2.5 Ω L = 0.8 μH, Ig1 = Ig2 = 1.2 A VGS (clamp): +10 V, -0.6 V	-	300	μJ	
Thermal Resistance, Junction to Case	RθJC		-	0.94	°C/W	
Thermal Resistance, Junction to Ambient	RθJA		-	80		

**4**  
N-CHANNEL  
POWER MOSFETS

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTICS		TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Diode Forward Voltage	VSD	ISD = 40 A	-	1.5	V
Reverse Recovery Time	trr	ISD = 40 A, dISD/dt = 100 A/μs	-	200	ns




Figure 1 - Safe operating area curve.  
(Curves must be derated linearly with increase in temperature.)




Figure 2 - Unclamped-inductive-switching safe-operating-area (single pulse UIS SOA). See Figure 13 for test circuit.

# RFG40N10, RFP40N10




Figure 3 - Maximum continuous drain current vs. temperature.




Figure 4 - Normalized power dissipation vs. temperature derating curve.




Figure 5 - Typical saturation characteristics.




Figure 6 - Typical transfer characteristics.




Figure 7 - Normalized  $R_{ds(on)}$  vs. junction temperature.




Figure 8 - Normalized gate threshold voltage.

# RFG40N10, RFP40N10




Figure 9 - Normalized drain source breakdown voltage vs temperature.




Figure 10 - Typical capacitance vs voltage.






Figure 11 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Switching Test Circuit




Switching Waveforms

Figure 12 - Resistive switching.

RFG40N10, RFP40N10



UIS Test Circuit



UIS Waveforms

Figure 13 - Unclamped-inductive-switching test.

August 1991

### Features


- 45A, 50V and 60V
- $r_{DS(on)} = 0.040\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- High-Current, Low-Inductance Package

### Description

The RFH45N05 and RFH45N06 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFH-types are supplied in the JEDEC TO-218AC plastic package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFH45N05	RFH45N06	UNITS
Drain-Source Voltage .....	50	60	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	50	60	V
Continuous Drain Current .....	45	45	A
Pulsed Drain Current .....	100	100	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	150	150	W
Linear Derating Factor .....	1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Temperature .....	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFH45N05, RFH45N06

**ELECTRICAL CHARACTERISTICS, at Case Temperature (T<sub>c</sub>) = 25° C unless otherwise specified.**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH45N05		RFH45N06		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	I <sub>D</sub> = 1 mA V <sub>GS</sub> = 0	50	—	60	—	V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>GS</sub> = V <sub>DS</sub> I <sub>D</sub> = 1 mA	2	4	2	4	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 40 V	—	1	—	—	μA
		V <sub>DS</sub> = 50 V	—	—	—	1	
		T <sub>c</sub> = 125° C V <sub>DS</sub> = 40 V	—	50	—	—	
		V <sub>DS</sub> = 50 V	—	—	—	50	
Gate-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ± 20 V V <sub>DS</sub> = 0	—	100	—	100	nA
Drain-Source On Voltage	V <sub>DS(on)</sub> <sup>a</sup>	I <sub>D</sub> = 22.5 A V <sub>GS</sub> = 10 V	—	0.9	—	0.9	V
		I <sub>D</sub> = 45 A V <sub>GS</sub> = 10 V	—	3.6	—	3.6	
Static Drain-Source On Resistance	r <sub>DS(on)</sub> <sup>a</sup>	I <sub>D</sub> = 22.5 A V <sub>GS</sub> = 10 V	—	.04	—	.04	Ω
Forward Transconductance	g <sub>fs</sub> <sup>a</sup>	V <sub>DS</sub> = 10 V I <sub>D</sub> = 22.5 A	10	—	10	—	mho
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 25 V	—	3000	—	3000	pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V	—	1800	—	1800	
Reverse Transfer Capacitance	C <sub>rss</sub>	f = 1 MHz	—	750	—	750	
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DS</sub> = 30 V	40(typ)	80	40(typ)	80	ns
Rise Time	t <sub>r</sub>	I <sub>D</sub> = 22.5 A	310(typ)	475	310(typ)	475	
Turn-Off Delay Time	t <sub>d(off)</sub>	R <sub>gen</sub> =R <sub>gs</sub> =50Ω	220(typ)	350	220(typ)	350	
Fall Time	t <sub>f</sub>	V <sub>GS</sub> = 10 V	240(typ)	375	240(typ)	375	
Thermal Resistance Junction-to-Case	Rθ <sub>Jc</sub>	RFH45N05, RFH45N06 Series	—	0.83	—	0.83	° C/W

<sup>a</sup>Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH45N05		RFH45N06		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	V <sub>SD</sub> <sup>*</sup>	I <sub>SD</sub> = 22.5A	—	1.4	—	1.4	V
Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 4A, d <sub>I</sub> /d <sub>t</sub> = 100 A/μs	150 (typ.)		150 (typ.)		ns

\* Pulse Test: Width ≤ 300 μs, Duty cycle ≤ 2%.



# RFH45N05, RFH45N06




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

# RFH45N05, RFH45N06




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

August 1991

### Features

- 45A, 50V and 60V
- $r_{DS(on)} = 0.040\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The RFK45N05 and RFK45N06 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The RFK-types are supplied in the JEDEC TO-204AE steel package.


### Package

TO-204AE



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFK45N05	RFK45N06	UNITS	
Drain-Source Voltage .....	$V_{DSS}$	50	60	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$	50	60	V
Continuous Drain Current				
$T_C = +25^\circ\text{C}$ .....	$I_D$	45	45	A
Pulsed Drain Current .....	$I_{DM}$	100	100	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$ .....	$P_D$	150	150	W
Linear Derating Factor .....		1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Temperature .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFK45N05, RFK45N06

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c$ )=25°C unless otherwise specified.**

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFK45N05		RFK45N06		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D=1\text{ mA}$ $V_{GS}=0$	50	—	60	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=40\text{ V}$ $V_{GS}=50\text{ V}$	—	1	—	—	$\mu\text{A}$
		$T_c=125^\circ\text{C}$ $V_{DS}=40\text{ V}$ $V_{GS}=50\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=22.5\text{ A}$ $V_{GS}=10\text{ V}$	—	0.9	—	0.9	V
		$I_D=45\text{ A}$ $V_{GS}=10\text{ V}$	—	3.6	—	3.6	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=22.5\text{ A}$ $V_{GS}=10\text{ V}$	—	.04	—	.04	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS}=10\text{ V}$ $I_D=22.5\text{ A}$	10	—	10	—	mho
Input Capacitance	$C_{iss}$	$V_{DS}=25\text{ V}$	—	3000	—	3000	pF
Output Capacitance	$C_{oss}$	$V_{GS}=0\text{ V}$	—	1800	—	1800	
Reverse Transfer Capacitance	$C_{rss}$	$f = 1\text{ MHz}$	—	750	—	750	
Turn-On Delay Time	$t_d(on)$	$V_{DD} = 30\text{ V}$	40(typ)	80	40(typ)	80	ns
Rise Time	$t_r$	$I_D=22.5\text{ A}$	310(typ)	475	310(typ)	475	
Turn-Off Delay Time	$t_d(off)$	$R_{gen}=R_{gs}=50\ \Omega$	220(typ)	350	220(typ)	350	
Fall Time	$t_f$	$V_{GS}=10\text{ V}$	240(typ)	375	240(typ)	375	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFK45N05, RFK45N06 Series	—	0.83	—	0.83	$^\circ\text{C/W}$

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFK45N05		RFK45N06		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	$V_{SD}$	$I_{SD} = 22.5\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F = 4\text{ A}$ $dI_F/dt_i = 100\text{ A}/\mu\text{s}$	150(typ.)		150(typ.)		ns

\*Pulse Test: Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

# RFK45N05, RFK45N06




Fig. 1 — Maximum safe operating areas for all types.




Fig. 2 — Power vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

# RFK45N05, RFK45N06




Fig. 6 — Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 — Typical saturation characteristics for all types.




Fig. 8 — Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 — Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 — Typical forward transconductance as a function of drain current for all types.




Fig. 11 — Switching Time Test Circuit.

# RFP50N05

# RFG50N05

## N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)

May 1992

### Features



- 50A, 50V
- $r_{DS(on)} = 0.022\Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- +175°C Operating Temperature

### Description

The RFP50N05 and RFG50N05 n-channel power MOSFET's are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and emitter switches for bipolar transistors.


The RFP50N05 is supplied in the JEDEC TO-220AB plastic package and the RFG50N05 is supplied in the TO-247 plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFP50N05	RFG50N05	UNITS
Drain-Source Voltage .....	50	50	V
Drain-Gate Voltage ( $R_{GS} = 1\text{ M}\Omega$ ) .....	50	50	V
Continuous Drain Current .....	50	50	A
Pulsed Drain Current .....	120	120	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	132	132	W
Derated Above +25°C .....	0.88	0.88	W/°C
Operating and Storage Junction Temperature Range .....	-55 to +175	-55 to +175	°C
Single-Pulse Avalanche Ratings .....			Refer to UIS SOA Curve

# Specifications RFP50N05 RFG50N05

**Electrical Characteristics** At Case Temperature ( $T_C$ ) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 0.25mA, V_{GS} = 0V$	50	-	-	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 0.25mA$	2	-	4	V	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 40V, V_{GS} = 0V$	-	-	1	$\mu A$	
		$T_C = +150^\circ C$	-	-	50	$\mu A$	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20V$	-	-	100	nA	
On Resistance	$r_{DS(on)}$	$I_D = 50A, V_{GS} = 10V$	-	-	0.022	$\Omega$	
Turn-On Time	$t_{(on)}$	$V_{DD} = 25V, I_D = 25A$	-	-	100	ns	
Turn-On Delay Time	$t_{d(on)}$	$R_L = 1.0\Omega$	-	15	-	ns	
Rise Time	$t_r$	$I_{G1} = I_{G2} = 1.5A$	-	55	-	ns	
Turn-Off Delay Time	$t_{d(off)}$	$V_{GS(clamp)} = +10V, -0.6V$	-	60	-	ns	
Fall Time	$t_f$		-	15	-	ns	
Turn-Off Time	$t_{(off)}$		-	-	100	ns	
Total Gate Charge	$Q_{g(tot)}$	$V_{GS} = 0-20V$	$V_{DD} = 40V$ $I_D = 50A$	-	-	160	nC
Gate Charge at 10V	$Q_{g(10)}$	$V_{GS} = 0-10V$		-	-	80	nC
Threshold Gate Charge	$Q_{g(th)}$	$V_{GS} = 0-2V$		-	-	6	nC
Plateau Voltage	$V_{(plateau)}$	$I_D = 50A, V_{DS} = 15V$	-	-	7.5	V	
Turn-Off Energy Loss per Cycle	$E_{off}$	$V_{DD} = 25V, I_D = 25A, I_{G1} = I_{G2} = 1.5A$ $V_{GS(clamp)} = +10V, -0.6V, L = 0.2\mu H,$ $R_L = 1.0\Omega$	-	-	150	$\mu J$	
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	-	1.14	$^\circ C/W$	
Thermal Resistance Diode Junction to Ambient	$R_{\theta JA}$		-	-	80	$^\circ C/W$	

## Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Forward Voltage	$V_{SD}$	$I_{SD} = 50A$	-	-	1.5	V
Reverse Recovery Time	$t_{rr}$	$I_f = 50A, di_f/dt = 100A/\mu s$	-	-	125	ns




FIGURE 1. UNCLAMPED-INDUCTIVE-SWITCHING SOA (SINGLE PULSE UIS SOA)




FIGURE 2. SAFE-OPERATING-AREA CURVE. (CURVES MUST BE DERATED LINEARLY WITH INCREASE IN CASE TEMPERATURE)



Performance Curves




FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT VS. TEMPERATURE




FIGURE 4. NORMALIZED POWER DISSIPATION VS. TEMPERATURE DERATING CURVE




FIGURE 5. TYPICAL SATURATION CHARACTERISTICS




FIGURE 6. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 7. NORMALIZED  $r_{DS(on)}$  VS. JUNCTION TEMPERATURE




FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE

4  
N-CHANNEL  
POWER MOSFETS

Performance Curves (Continued)




FIGURE 9. NORMALIZED DRAIN-TO-SOURCE BREAKDOWN VOLTAGE VS. TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE VS. VOLTAGE FOR ALL TYPES




FIGURE 11. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE-CURRENT. (REFER TO HARRIS APPLICATION NOTES AN-7254 AND AN-7260)




FIGURE 12. RESISTIVE SWITCHING

Performance Curves (Continued)




FIGURE 13. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14. UNCLAMPED ENERGY WAVEFORMS

# RFG75N05E RFH75N05E

## N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)

May 1992

### Features



- 75A, 50V
- $r_{DS(on)} = 0.010\Omega$
- Electrostatic Discharge Rated
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- +175°C Operating Temperature
- Temperature Compensated SPICE Model Provided

### Description

The RFG75N05E and RFH75N05E n-channel ESD rated power MOSFET's are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFG75N05E is supplied in the TO-247 style (3 lead) plastic package and the RFH75N05E is supplied in the TO-218 (3 lead) plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFG75N05E RFH75N05E	UNITS
Drain-Source Voltage .....	$V_{DSS}$	V
Drain-Gate Voltage ( $R_{GS} = 1\text{ M}\Omega$ ) .....	$V_{DGR}$	V
Continuous Drain Current .....	$I_D$	A
Pulsed Drain Current .....	$I_{DM}$	A
Gate-Source Voltage .....	$V_{GS}$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ .....	$P_D$	W
Derated Above $+25^\circ\text{C}$ .....		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_{JC}, T_{STG}$	$^\circ\text{C}$
Electrostatic Discharge Rating		
MIL-STD-883, Category B(2) .....	$E_{SD}$	kV
Single-Pulse Avalanche Rating		
* $I_D$ Current Limited by Package		

Refer to UIS SOA Curves

# Specifications RFG75N05E RFH75N05E

## Electrical Characteristics At Case Temperature (T<sub>C</sub>) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	I <sub>D</sub> = 0.25mA, V <sub>GS</sub> = 0V	50	-	-	V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>GS</sub> = V <sub>DS</sub> I <sub>D</sub> = 0.25mA	2	-	4	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 40V, V <sub>GS</sub> = 0V	-	-	1	μA
		T <sub>C</sub> = +150°C	-	-	50	μA
Gate-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V	-	-	100	nA
On Resistance	r <sub>DS(on)</sub>	I <sub>D</sub> = 75A, V <sub>GS</sub> = 10V	-	-	0.010	Ω
Turn-On Time	t <sub>(on)</sub>	V <sub>DD</sub> = 25V, I <sub>D</sub> = 37.5A	-	-	125	ns
Turn-On Delay Time	t <sub>d(on)</sub>	R <sub>L</sub> = 0.67Ω	-	17	-	ns
Rise Time	t <sub>r</sub>	I <sub>G1</sub> = I <sub>G2</sub> = 3A	-	75	-	ns
Turn-Off Delay Time	t <sub>d(off)</sub>	V <sub>GS(clamp)</sub> = +10V, -0.6V	-	70	-	ns
Fall Time	t <sub>f</sub>		-	17	-	ns
Turn-Off Time	t <sub>(off)</sub>		-	-	125	ns
Total Gate Charge	Q <sub>g(tot)</sub>	V <sub>GS</sub> = 0, 20V	V <sub>DD</sub> = 40V		400	nC
Gate Charge at 10V	Q <sub>g(10)</sub>	V <sub>GS</sub> = 0, 10V	I <sub>D</sub> = 75A		220	nC
Threshold Gate Charge	Q <sub>g(th)</sub>	V <sub>GS</sub> = 0, 2V	R <sub>L</sub> = 0.53Ω		15	nC
Plateau Voltage	V <sub>(plateau)</sub>	I <sub>D</sub> = 75A, V <sub>DS</sub> = 15V	-	-	7.5	V
Turn-Off Energy Loss per Cycle	E <sub>off</sub>	V <sub>DD</sub> = 25V, I <sub>D</sub> = 37.5A, I <sub>G1</sub> = I <sub>G2</sub> = 3A V <sub>GS(clamp)</sub> = +10V, -0.6V, L = 0.2μH, R <sub>L</sub> = 0.67Ω	-	-	300	μJ
Thermal Resistance Junction to Case	R <sub>θJC</sub>		-	-	0.625	°C/W
Thermal Resistance Diode Junction to Ambient	R <sub>θJA</sub>		-	-	80	°C/W

## Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Forward Voltage	V <sub>SD</sub>	I <sub>SD</sub> = 75A	-	-	1.5	V
Reverse Recovery Time	t <sub>rr</sub>	I <sub>f</sub> = 75A, di <sub>f</sub> /dt = 100A/μs	-	-	125	ns




FIGURE 1. UNCLAMPED-INDUCTIVE-SWITCHING SOA (SINGLE PULSE UIS SOA)




FIGURE 2. SAFE-OPERATING-AREA CURVE. (CURVES MUST BE DERATED LINEARLY WITH INCREASE IN CASE TEMPERATURE)

4  
N-CHANNEL  
POWER MOSFETS

Performance Curves




FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT VS. TEMPERATURE




FIGURE 4. NORMALIZED POWER DISSIPATION VS. TEMPERATURE DERATING CURVE




FIGURE 5. TYPICAL SATURATION CHARACTERISTICS




FIGURE 6. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 7. NORMALIZED  $r_{DS(on)}$  VS. JUNCTION TEMPERATURE




FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE

Performance Curves (Continued)




FIGURE 9. NORMALIZED DRAIN-TO-SOURCE BREAKDOWN VOLTAGE VS. TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE VS. VOLTAGE FOR ALL TYPES




FIGURE 11. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE-CURRENT. (REFER TO HARRIS APPLICATION NOTES AN-7254 AND AN-7260)




FIGURE 12. RESISTIVE SWITCHING

4  
N-CHANNEL  
POWER MOSFETS

Performance Curves (Continued)




FIGURE 13. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14. UNCLAMPED ENERGY WAVEFORMS

Spice Model

.SUBCKT RFH75N05 2 1 3 ; rev 10/30/90

\*Nominal Temperature = 25°C

CchargeA 12 8 8.98e-9

CchargeB 15 14 8.81e-9

Cin 6 8 4.48e-9

Depletion\_cap 10 5 DPLCAPMOD

Dbody 7 5 DBODYMOD

Dbreak 5 11 DBREAKMOD

Eds 14 8 5 8 1

Egs 13 8 6 8 1

Esg 6 10 6 8 1

Ebreak 11 7 17 18 58.4

Evto 20 6 18 8 1

Ipos 8 17 1

Ldrain 2 5 e-10

Lgate 1 9 5e-9

Lsource 3 7 3e-9

Mos 16 6 8 8 MOSMOD

Rbreak 17 18 RBREAKMOD 1

Rdrain 5 16 R\_SOURCEMOD 3.07e-3

Rgate 9 20 1.2

Rin 6 8 1e9

Rsource 8 7 R\_SOURCEMOD 2e-3

Rvto 18 19 RVTONEGMOD 1

S1a 6 12 13 8 S1AMOD

S1b 13 12 13 8 S1BMOD

S2a 6 15 14 13 S2AMOD

S2b 13 15 14 13 S2BMOD

Vbat 8 19 DC 1

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.48 VOFF=-0.48)

.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.48 VOFF=-2.48)

.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.25 VOFF=2.75)

.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=2.75 VOFF=-2.25)

.MODEL DBODYMOD D (IS=2.23e-12 RS=249e-3 TRS1=2.5e-3 CJO=7.55e-9 TT=4e-8)

.MODEL DBREAKMOD D (RS=8e-2 TRS1=2.5e-3)

.MODEL DPLCAPMOD D (IS=1e-30 N=10 CJO=2.14e-9)


.MODEL RBREAKMOD RES (TC1=9.5e-4 TC2=-1.17e-6)

.MODEL R\_SOURCEMOD RES (TC1=5.2e-3 TC2=1.37e-5)

.MODEL RVTONEGMOD RES (TC1=-3.78e-3 TC2=-7.51e-7)

.MODEL MOSMOD NMOS (VTO=3.48 N=10 IS=1e-30 KP=78.5 TOX=1 L=1u W1u)

.ENDS





## N-Channel Enhancement-Mode Power Field-Effect Transistor (MegaFET)

May 1992

### Features


- 100A, 50V
- $r_{DS(on)} = 0.010\Omega$
- Electrostatic Discharge Rated
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- +175°C Operating Temperature
- Temperature Compensated SPICE Model Provided

### Description

The RFA100N05E n-channel ESD rated power MOSFET is manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.

The RFA100N05E is supplied in the MO-093 plastic package.

### Package




TERMINAL CONNECTIONS

- 1 - Gate
- 2 - Source Kelvin
- 3 - Drain Kelvin
- 4 - Source Current
- 5 - Source Current

### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFA100N05E	UNITS
Drain-Source Voltage	50	V
Drain-Gate Voltage ( $R_{GS} = 1\text{ M}\Omega$ )	50	V
Continuous Drain Current	100	A
Pulsed Drain Current	300	A
Gate-Source Voltage	$\pm 20$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$	240	W
Derated Above $25^\circ\text{C}$	1.6	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +175	$^\circ\text{C}$
Electrostatic Discharge Rating		
MIL-STD-883, Category B(2)	2	kV
Single-Pulse Avalanche Rating	Refer to UIS SOA Curves	

**4**  
**N-CHANNEL POWER MOSFETS**


# Specifications RFA100N05E

**Electrical Characteristics** At Case Temperature ( $T_C$ ) = +25°C, Unless Otherwise Specified


CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 0.25mA, V_{GS} = 0V$	50	-	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 0.25mA$	2	-	4	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 40V, V_{GS} = 0V$	-	-	1	$\mu A$
		$T_C = +150^\circ C$	-	-	50	$\mu A$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20V$	-	-	100	nA
On Resistance	$r_{DS(on)}$	$I_D = 100A, V_{GS} = 10V$	-	-	0.010	$\Omega$
Turn-On Time	$t_{(on)}$	$V_{DD} = 25V, I_D = 50A$	-	-	60	ns
Turn-On Delay Time	$t_{d(on)}$	$R_L = 0.50\Omega$	-	17	-	ns
Rise Time	$t_r$	$I_{G1} = I_{G2} = 3A$	-	8	-	ns
Turn-Off Delay Time	$t_{d(off)}$	$V_{GS(clamp)} = +10V, -0.6V$	-	50	-	ns
Fall Time	$t_f$		-	10	-	ns
Turn-Off Time	$t_{(off)}$		-	-	100	ns
Total Gate Charge	$Q_{g(tot)}$	$V_{GS} = 0, 20V$	$V_{DD} = 40V$		430	nC
Gate Charge at 10V	$Q_{g(10)}$	$V_{GS} = 0, 10V$	$I_D = 100A$		230	nC
Threshold Gate Charge	$Q_{g(th)}$	$V_{GS} = 0, 2V$	$R_L = 0.40\Omega$		15	nC
Plateau Voltage	$V_{(plateau)}$	$I_D = 100A, V_{DS} = 15V$	-	-	7.5	V
Turn-Off Energy Loss per Cycle	$E_{off}$	$V_{DD} = 25V, I_D = 50A, I_{G1} = I_{G2} = 3A$ $V_{GS(clamp)} = +10V, -0.6V, L = 0.2\mu H,$ $R_L = 0.50\Omega$	-	-	500	$\mu J$
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	-	0.625	$^\circ C/W$
Thermal Resistance Diode Junction to Ambient	$R_{\theta JA}$		-	-	80	$^\circ C/W$

## Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Forward Voltage	$V_{SD}$	$I_{SD} = 100A$	-	-	1.5	V
Reverse Recovery Time	$t_{rr}$	$I_f = 100A, di_f/dt = 100A/\mu s$	-	-	125	ns



**FIGURE 1. UNCLAMPED-INDUCTIVE-SWITCHING SOA (SINGLE PULSE UIS SOA)**



**FIGURE 2. SAFE-OPERATING-AREA CURVE. (CURVES MUST BE DERATED LINEARLY WITH INCREASE IN CASE TEMPERATURE)**

Performance Curves




FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT VS. TEMPERATURE




FIGURE 4. NORMALIZED POWER DISSIPATION VS. TEMPERATURE DERATING CURVE




FIGURE 5. TYPICAL SATURATION CHARACTERISTICS




FIGURE 6. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 7. NORMALIZED  $r_{DS(on)}$  VS. JUNCTION TEMPERATURE




FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE

4  
N-CHANNEL  
POWER MOSFETS

Performance Curves (Continued)




FIGURE 9. NORMALIZED DRAIN-TO-SOURCE BREAKDOWN VOLTAGE VS. TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE VS. VOLTAGE FOR ALL TYPES




FIGURE 11. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE-CURRENT. (REFER TO HARRIS APPLICATION NOTES AN-7254 AND AN-7260)






FIGURE 12. RESISTIVE SWITCHING

Performance Curves (Continued)



UIS TEST CIRCUIT.

FIGURE 13. UNCLAMPED ENERGY TEST CIRCUIT



UIS WAVEFORMS.

FIGURE 14. UNCLAMPED ENERGY WAVEFORMS

Spice Model

.SUBCKT RFA100N05 6 1 4 5 3 2 ; rev 10/30/90

\*Nominal Temperature = 25°C

CchargeA 12 8 8.98e-9

CchargeB 15 14 8.8e-9

Cin 24 8 4.48e-009

Depletion\_cap 10 21 DPLCAPMOD

Dbody 7 21 DBODYMOD

Dbreak 21 11 DBREAKMOD

Egs 14 8 21 8 1

Esg 13 8 24 8 1

Ebreak 11 7 17 18 58.4

Evt0 20 24 18 8 1

Ipos 8 17 1

Ldkelvin 3 23 1e-9

Ldrain 6 21 2e-10

Lgate 1 9 5e-9

Lskelvin 2 7 5e-9

Lsource1 4 22 6e-9

Lsource2 5 25 6e-9

Mos 16 24 8 8 MOSMOD

Rbreak 17 18 RBREAKMOD 1

Rdrain 21 16 RSOURCEMOD 2.74e-3

Rgate 9 20 1.2

Rkdrain 23 21 0.33e-3

Rksource1 7 22 1.6e-3

Rksource2 7 25 1.6e-3

Rin 24 8 1e+9

Rsource 8 7 RSOURCEMOD 1.2e-3

Rvto 18 19 RVTONEGMOD 1

S1a 24 12 13 8 S1AMOD

S1b 13 12 13 8 S1BMOD

S2a 24 15 14 13 S2AMOD

S2b 13 15 14 13 S2BMOD

Vbat 88 19 DC 1

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.48 VOFF=-0.48)

.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.48 VOFF=-2.48)

.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.25 VOFF=2.75)

.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=2.75 VOFF=-2.25)

.MODEL DBODYMOD D (IS=2.23e-12 RS=2.5e-3 TRS1=2.5e-3 CJO=7.55e-9 TT=4e-8)

.MODEL DBREAKMOD D (RS=8e-2 TRS1=2.5e-3)

.MODEL DPLCAPMOD D (IS=1e-030 N=10 CJO=2.14e-9)


.MODEL RBREAKMOD RES (TC1=9.5e-4 TC2=-1.17e-6)

.MODEL RSOURCEMOD RES (TC1=5.2e-3 TC2=1.37e-5)

.MODEL RVTONEGMOD RES (TC1=-3.78e-3 TC2=-7.5e-7)

.MODEL MOSMOD NMOS (VTO=3.48 N=10 IS=1e-030 KP=78.5 TOX=1 L=1u W1u)

.ENDS





# POWER MOSFETS

# 5

## P-CHANNEL POWER MOSFETS

DATA SHEETS		PAGE
2N6804	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-3
2N6849	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-8
2N6851	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-13
2N6895	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors .....	5-18
2N6896	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors .....	5-22
2N6897	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors .....	5-26
2N6898	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors .....	5-30
IRF9130, IRF9131, IRF9132, IRF9133	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-34
IRF9140, IRF9141, IRF9142, IRF9143	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-39
IRF9150, IRF9151	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-44
IRF9230, IRF9231, IRF9232, IRF9233	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-50
IRF9240, IRF9241, IRF9242, IRF9243	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-55
IRF9510, IRF9511, IRF9512, IRF9513	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-60
IRF9520, IRF9521, IRF9522, IRF9523	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-65
IRF9530, IRF9531, IRF9532, IRF9533	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-70
IRF9540, IRF9541, IRF9542, IRF9543	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-75
IRF9620, IRF9621, IRF9622, IRF9623	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-80
IRF9630, IRF9631, IRF9632, IRF9633	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-85
IRF9640, IRF9641, IRF9642, IRF9643	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-90
IRFD9110, IRFD9113	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-95
IRFD9120, IRFD9123	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-100
IRFD9220, IRFD9223	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-105
IRFF9120, IRFF9121, IRFF9122, IRFF9123	Avalanche-Energy-Rated P-Channel Power MOSFETs .....	5-110

5

P-CHANNEL  
POWER MOSFETS

## P-CHANNEL POWER MOSFETs (Continued)

DATA SHEETS	PAGE
IRFF9130, IRFF9131, IRFF9132, IRFF9133	Avalanche Energy-Rated P-Channel Power MOSFETs ..... 5-115
IRFF9220, IRFF9221, IRFF9222, IRFF9223	Avalanche Energy-Rated P-Channel Power MOSFETs ..... 5-120
IRFF9230, IRFF9231, IRFF9232, IRFF9233	Avalanche Energy-Rated P-Channel Power MOSFETs ..... 5-125
IRFP9140/P9141, IRFP9142/P9143	Avalanche Energy-Rated P-Channel Power MOSFETs ..... 5-130
IRFP9150, IRFP9151	Avalanche Energy-Rated P-Channel Power MOSFETs ..... 5-135
IRFP9240/P9241, IRFP9242/P9243	Avalanche Energy-Rated P-Channel Power MOSFETs ..... 5-140
RFL1P08, RFL1P10	P-Channel Enhancement-Mode Power Field-Effect Transistors ..... 5-145
RFP2P08, RFP2P10	P-Channel Enhancement-Mode Power Field-Effect Transistors ..... 5-149
RFM5P12, RFM5P15, RFP5P12, RFP5P15	P-Channel Enhancement-Mode Power Field-Effect Transistors ..... 5-153
RFM6P08, RFM6P10, RFP6P08, RFP6P10	P-Channel Enhancement-Mode Power Field-Effect Transistors ..... 5-157
RFD8P05/05SM, RFP8P05	P-Channel Enhancement-Mode Power Field-Effect Transistors ..... 5-161 (MegaFETs)
RFM8P08, RFM8P10, RFP8P08, RFP8P10	P-Channel Enhancement-Mode Power Field-Effect Transistors ..... 5-166
RFM10P12/M10P15, RFP10P12/P10P15	P-Channel Enhancement-Mode Power Field-Effect Transistors ..... 5-170
RFM12P08/M12P10, RFP12P08/P12P10	P-Channel Enhancement-Mode Power Field-Effect Transistors ..... 5-174
RFD15P05/05SM, RFP15P05	P-Channel Enhancement-Mode Power Field-Effect Transistors ..... 5-178 (MegaFETs)
RFH25P08/H25P10, RFK25P08/K25P10	P-Channel Enhancement-Mode Power Field-Effect Transistors ..... 5-183
RFG30P05, RFP30P05	P-Channel Enhancement-Mode Power Field-Effect Transistors ..... 5-187 (MegaFETs)
RFG30P06, RFP30P06	P-Channel Enhancement-Mode Power Field-Effect Transistors ..... 5-192 (MegaFETs)
RFG60P05E, RFG60P06E	P-Channel Enhancement-Mode Power Field-Effect Transistors ..... 5-197 (MegaFETs)



## Avalanche-Energy-Rated P-Channel Power MOSFETs

August 1991

### Features


- -11A, -100V
- $r_{DS(on)} = 0.30\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The 2N6804 is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. This is a p-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6804 is supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE


**5**
**P-CHANNEL  
POWER MOSFETS**

### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6804	UNITS
Drain-Source Voltage .....	-100*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	-100*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ .....	-11*	A
$T_C = +100^\circ\text{C}$ .....	-7.0*	A
Pulsed Drain Current (Note 2) .....	-50*	A
Gate-Source Voltage .....	$\pm 20^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14) .....	75*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly (See Figure 14) .....	0.6*	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy (Note 3) .....	500	mJ
Operating and Storage Junction Temperature Range .....	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

#### NOTES:

\*JEDEC registered values

1. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
2. Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
3.  $V_{DD} = 25\text{V}$ , Starting  $T_J = 25^\circ\text{C}$ ,  $L = 6.2\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 11\text{A}$ , (See Figure 15 and 16).

**Electrical Characteristics @  $T_C = 25^\circ\text{C}$  (Unless Otherwise Specified)**

Parameter	Min.	Typ.	Max.	Units	Test Conditions	
$BV_{DSS}$ Drain-Source Breakdown Voltage	-100*	—	—	V	$V_{GS} = 0V, I_D = 1.0mA$	
$V_{GS(th)}$ Gate Threshold Voltage	-2.0*	—	-4.0*	V	$V_{DS} = V_{GS}, I_D = -0.25mA$	
$I_{GSS}$ Gate-Source Leakage Forward	—	—	-100	nA	$V_{GS} = -20V$	
$I_{GSS}$ Gate-Source Leakage Reverse	—	—	100	nA	$V_{GS} = 20V$	
$I_{DSS}$ Zero Gate Voltage Drain Current	—	—	-0.25*	$\mu A$	$V_{DS} = \text{Max. Rating}, V_{GS} = 0V$	
$V_{DS(on)}$ On-State Drain Current ①	-11*	—	—	A	$V_{DS} > I_{D(on)} \times R_{DS(on)} \text{ max.}, V_{GS} = -10V$	
$R_{DS(on)}$ Static Drain-Source On-State Resistance ①	—	—	0.30	$\Omega$	$V_{GS} = -10V, I_D = -6.5A$	
$g_{fs}$ Forward Transconductance ①	2.0	3.7	—	S(O)	$V_{DS} > I_{D(on)} \times R_{DS(on)} \text{ max.}, I_D = -6.5A$	
$C_{iss}$ Input Capacitance	400	500	—	pF	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0 \text{ MHz}$	
$C_{oss}$ Output Capacitance	100	300	—	pF	See Fig. 10	
$C_{rss}$ Reverse Transfer Capacitance	50	100	—	pF		
$t_{d(on)}$ Turn-On Delay Time	—	30	60	ns	$V_{DD} = -35V, I_D = -7.0A, Z_O = 50\Omega$	
$t_r$ Rise Time	—	70	140	ns	See Fig. 17	
$t_{d(off)}$ Turn-Off Delay Time	—	70	140	ns	(MOSFET switching times are essentially independent of operating temperature.)	
$t_f$ Fall Time	—	70	140	ns		
$Q_g$ Total Gate Charge (Gate-Source Plus Gate-Drain)	—	25	45	nC	$V_{GS} = -15V, I_D = -15A, V_{DS} = 0.8 \text{ Max. Rating}$ . See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
$Q_{gs}$ Gate-Source Charge	—	13	23	nC		
$Q_{gd}$ Gate-Drain ("Miller") Charge	—	12	22	nC		
$L_D$ Internal Drain Inductance	—	5.0	—	nH	Measured between the contact screw on header that is closer to source and gate pins and center of die.	
$L_S$ Internal Source Inductance	—	12.5	—	nH	Measured from the source pin, 6 mm (0.25 in.) from header and source bonding pad.	

**Thermal Resistance**

$R_{\theta JC}$ Junction-to-Case	—	—	1.67*	$^\circ\text{C/W}$	
$R_{\theta CS}$ Case-to-Sink	—	0.1	—	$^\circ\text{C/W}$	Mounting surface flat, smooth, and greased.
$R_{\theta JA}$ Junction-to-Ambient	—	—	30	$^\circ\text{C/W}$	Typical socket mount

**Source-Drain Diode Ratings and Characteristics**

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$I_S$ Continuous Source Current (Body Diode)	—	—	-11*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
$I_{SM}$ Pulse Source Current (Body Diode) ②	—	—	-50	A	
$V_{SD}$ Diode Forward Voltage ①	—	—	-1.5	V	$T_C = 25^\circ\text{C}, I_S = -11A, V_{GS} = 0V$
$t_{rr}$ Reverse Recovery Time	—	—	250	ns	$T_J = 25^\circ\text{C}, I_F = -11A, dI_F/dt = -100 \text{ A}/\mu\text{s}$
$Q_{RR}$ Reverse Recovered Charge	—	1.8	—	$\mu\text{C}$	$T_J = 25^\circ\text{C}, I_F = -11A, dI_F/dt = -100 \text{ A}/\mu\text{s}$
$t_{on}$ Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .				

\*JEDEC Registered Value

- ① Pulse Test: Pulse width  $\leq 300\mu\text{s}$ . Duty Cycle  $\leq 2\%$ .
- ② Repetitive Rating: Pulse width limited by max. junction temperature, See Transient Thermal Impedance Curve (Fig. 5).
- ③  $V_{DD} = 25V$ , Starting  $T_J = 25^\circ\text{C}$ ,  $L = 6.2 \text{ mH}$ ,  $H_p = 25\Omega$ , Peak  $I_L = 11 \text{ A}$ , (See Fig. 15 and 16).




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical saturation characteristic.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.






Fig. 11 - Typical gate charge vs. gate-to-source voltage.




92CS-43298

Fig. 12 - Typical on-resistance vs. drain current.




92CS-43304

Fig. 13 - Maximum drain current vs. case temperature.




92CS-43305

Fig. 14 - Power vs. temperature derating curve.




92CS-43278

Fig. 15 - Unclamped inductive test circuit.




92CS-43279

Fig. 16 - Unclamped inductive waveforms.



92CS-43306

Fig. 17 - Switching time test circuit.



92CS-43307

Fig. 18 - Gate charge test circuit.

## Avalanche-Energy-Rated P-Channel Power MOSFETs

August 1991

### Features


- -6.5A, -100V
- $r_{DS(on)} = 0.30\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The 2N6849 is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. This is a p-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6849 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

### Package

 TO-205AF  
BOTTOM VIEW


### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified


	2N6849	UNITS
Drain-Source Voltage .....	$V_{DS}$ -100*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	$V_{DGR}$ -100*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ .....	$I_D$ -6.5*	A
$T_C = +100^\circ\text{C}$ .....	$I_D$ -4.1*	A
Pulsed Drain Current (Note 2) .....	$I_{DM}$ -25*	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14) .....	$P_D$ 25*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly (See Figure 14) .....	0.2*	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy (Note 3) .....	$E_{AS}$ 500	mJ
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	$T_L$ 300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

#### NOTES:

\*JEDEC registered values

1. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
2. Repetitive Rating: Pulse width limited by maximum junction temperature, See Transient Thermal Impedance Curve (Figure 5)
3.  $V_{DD} = 25\text{V}$ , Starting  $T_J = 25^\circ\text{C}$ ,  $L = 17.25\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 6.5\text{A}$ , (See Figure 15 and 16)

**Electrical Characteristics @  $T_C = 25^\circ\text{C}$  (Unless Otherwise Specified)**


Parameter	Min.	Typ.	Max.	Units	Test Conditions	
$BV_{DSS}$ Drain-Source Breakdown Voltage	-100*	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$	
$V_{GS(th)}$ Gate Threshold Voltage	-2.0*	—	-4.0*	V	$V_{DS} = V_{GS}, I_D = -0.25mA$	
$I_{GSS}$ Gate-Source Leakage Forward	—	—	-100	nA	$V_{GS} = -20V$	
$I_{GSS}$ Gate-Source Leakage Reverse	—	—	100	nA	$V_{GS} = 20V$	
$I_{DSS}$ Zero Gate Voltage Drain Current	—	—	-0.25*	$\mu A$	$V_{DS} = \text{Max. Rating}, V_{GS} = 0V$	
	—	—	-1000	$\mu A$	$V_{DS} = \text{Max. Rating} \times 0.8, V_{GS} = 0V, T_C = 125^\circ\text{C}$	
$V_{DS(on)}$ On-State Drain Voltage $\text{\textcircled{D}}$	—	—	-2.1	V	$V_{DS} > I_{D(on)} R_{DS(on)}^{max.}, V_{GS} = -10V, I_D = 6.5A$	
$R_{DS(on)}$ Static Drain-Source On-State Resistance $\text{\textcircled{D}}$	—	—	0.30*	$\Omega$	$V_{GS} = -10V, I_D = -4.1A$	
$g_{fs}$ Forward Transconductance $\text{\textcircled{D}}$	2.5	3.5	7.5	S(V)	$V_{DS} = -5V, I_{D(on)} \times R_{DS(on)}^{max.}, I_D = -4.1A$	
$C_{iss}$ Input Capacitance	—	500	—	pF	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{ MHz}$ See Fig. 10	
$C_{oss}$ Output Capacitance	—	300	—	pF		
$C_{rss}$ Reverse Transfer Capacitance	—	100	—	pF		
$t_{d(on)}$ Turn-On Delay Time	—	30	60	ns	$V_{DD} = -42V, I_D = -4.1A, Z_0 = 50\Omega$ See Fig. 17 (MOSFET switching times are essentially independent of operating temperature.)	
$t_r$ Rise Time	—	70	140	ns		
$t_{d(off)}$ Turn-Off Delay Time	—	70	140	ns		
$t_f$ Fall Time	—	70	140	ns		
$Q_g$ Total Gate Charge (Gate-Source Plus Gate-Drain)	—	25	45	nC	$V_{GS} = -15V, I_D = -15A, V_{DS} = 0.8V$ Max. Rating. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
$Q_{gs}$ Gate-Source Charge	—	13	23	nC		
$Q_{gd}$ Gate-Drain ("Miller") Charge	—	12	22	nC		
$L_D$ Internal Drain Inductance	—	5.0	—	nH	Measured from the drain lead, 5mm (0.2 in.) from header to center of die.	Modified MOSFET symbol showing the internal device inductances. 
$L_S$ Internal Source Inductance	—	15	—	nH	Measured from the source lead, 5 mm (0.2 in.) from header to source bonding pad.	

5  
P-CHANNEL  
POWER MOSFETS

**Thermal Resistance**

$R\theta_{JC}$ Junction-to-Case	—	—	5.0*	$^\circ\text{C/W}$	
$R\theta_{JA}$ Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Typical socket mount

**Source-Drain Diode Ratings and Characteristics**

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$I_S$ Continuous Source Current (Body Diode)	—	—	-6.5*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
$I_{SM}$ Pulse Source Current (Body Diode) $\text{\textcircled{D}}$	—	—	-25	A	
$V_{SD}$ Diode Forward Voltage $\text{\textcircled{D}}$	—	—	-1.5	V	$T_C = 25^\circ\text{C}, I_S = -6.5A, V_{GS} = 0V$
$t_{rr}$ Reverse Recovery Time	—	—	250	ns	$T_J = 25^\circ\text{C}, I_F = -6.5A, dI_F/dt = 100\text{ A}/\mu\text{s}$
$Q_{RR}$ Reverse Recovered Charge	—	1.8	—	$\mu\text{C}$	$T_J = 25^\circ\text{C}, I_F = -6.5A, dI_F/dt = 100\text{ A}/\mu\text{s}$
$t_{on}$ Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .				

\*JEDEC Registered Value

$\text{\textcircled{D}}$  Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

$\text{\textcircled{D}}$  Repetitive Rating: Pulse width limited by max. junction temperature.

See Transient Thermal Impedance Curve (Fig. 5).

$\text{\textcircled{D}}$   $V_{DD} = 25V$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 17.25\text{ mH}$ ,  
 $R_G = 25\Omega$ , Peak  $I_L = 6.5A$ . (See Fig. 15 and 16)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration






Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage






Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage




92CS-43298

Fig. 12 - Typical On-Resistance Vs. Drain Current




92CS-43320

Fig. 13 - Maximum Drain Current Vs. Case Temperature




92CS-43300

Fig. 14 - Power Vs. Temperature Derating Curve




92CS-43278

Fig. 15 - Unclamped Inductive Test Circuit




92CS-43279

Fig. 16 - Unclamped Inductive Waveforms



92CS-43306

Fig. 17 - Switching Time Test Circuit



92CS-43307

Fig. 18 - Gate Charge Test Circuit

## Avalanche-Energy-Rated P-Channel Power MOSFETs

August 1991

### Features


- -4.0A, -200V
- $r_{DS(on)} = 0.80\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The 2N6851 is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. This is a p-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6851 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

### Package



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6851	UNITS
Drain-Source Voltage	-200*	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ )	-200*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	-4.0*	A
$T_C = +100^\circ\text{C}$	-2.4*	A
Pulsed Drain Current (Note 2)	-20*	A
Gate-Source Voltage	$\pm 20^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14)	25*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly (See Figure 14)	0.2*	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy (Note 3)	500	mJ
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	300	$^\circ\text{C}$


#### NOTES:

\*JEDEC registered values

1. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
2. Repetitive Rating: Pulse width limited by maximum junction temperature, See Transient Thermal Impedance Curve (Figure 5).
3.  $V_{DD} = 50\text{V}$ , Starting  $T_J = 25^\circ\text{C}$ ,  $L = 46.9\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 4.0\text{A}$ , (See Figure 15 and 16).

**Electrical Characteristics @ T<sub>C</sub> = 25°C (Unless Otherwise Specified)**

Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV <sub>DSS</sub> Drain-Source Breakdown Voltage	-200*	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 1.0mA
V <sub>GS(th)</sub> Gate Threshold Voltage	-2.0*	—	-4.0*	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -0.25mA
I <sub>GSS</sub> Gate-Source Leakage Forward	—	—	-100	nA	V <sub>GS</sub> = -20V
I <sub>GSS</sub> Gate-Source Leakage Reverse	—	—	100	nA	V <sub>GS</sub> = 20V
I <sub>DSS</sub> Zero Gate Voltage Drain Current	—	—	-0.25*	μA	V <sub>DS</sub> = Max. Rating, V <sub>GS</sub> = 0V
	—	—	-1000	μA	V <sub>DS</sub> = Max. Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = 125°C
V <sub>DS(on)</sub> On-State Drain Voltage ①	—	—	-3.3	V	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)</sub> max., V <sub>GS</sub> = 0V, T <sub>C</sub> = 125°C
R <sub>DS(on)</sub> Static Drain-Source On-State Resistance ①	—	—	0.80*	Ω	V <sub>GS</sub> = -10V, I <sub>D</sub> = -2.4A
g <sub>fs</sub> Forward Transconductance ①	2.2	3.5	-6.6	S(V)	V <sub>DS</sub> = -5V × R <sub>DS(on)</sub> max., I <sub>D</sub> = -2.4A
C <sub>iss</sub> Input Capacitance	400	550	—	pF	V <sub>GS</sub> = 0V, V <sub>DS</sub> = -25V, f = 1.0 MHz
C <sub>oss*</sub> Output Capacitance	50	170	—	pF	See Fig. 10
C <sub>rss</sub> Reverse Transfer Capacitance	40	50	—	pF	
t <sub>d(on)</sub> Turn-On Delay Time	—	30	50	ns	V <sub>DD</sub> = -95V, I <sub>D</sub> = -2.4A, Z <sub>o</sub> = 50Ω
t <sub>r</sub> Rise Time	—	50	100	ns	See Fig. 17
t <sub>d(off)</sub> Turn-Off Delay Time	—	50	80	ns	(MOSFET switching times are essentially independent of operating temperature.)
t <sub>f</sub> Fall Time	—	40	80	ns	
Q <sub>g</sub> Total Gate Charge (Gate-Source Plus Gate-Drain)	—	31	45	nC	V <sub>GS</sub> = -15V, I <sub>D</sub> = -8.0A, V <sub>DS</sub> = 0.8 Max. Rating. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)
Q <sub>gs</sub> Gate-Source Charge	—	18	23	nC	
Q <sub>gd</sub> Gate-Drain ("Miller") Charge	—	13	22	nC	
L <sub>D</sub> Internal Drain Inductance	—	5.0	—	nH	Measured from the drain lead, 5mm (0.2 in.) from header to center of die.
L <sub>S</sub> Internal Source Inductance	—	15	—	nH	Measured from the source lead, 5 mm (0.2 in.) from header to source bonding pad.



**Thermal Resistance**

R <sub>θJC</sub> Junction-to-Case	—	—	5.0*	°C/W	
R <sub>θJA</sub> Junction-to-Ambient	—	—	175	°C/W	Typical socket mount

**Source-Drain Diode Ratings and Characteristics**

Parameter	Min.	Typ.	Max.	Units	Test Conditions
I <sub>S</sub> Continuous Source Current (Body Diode)	—	—	-4.0*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
I <sub>SM</sub> Pulse Source Current (Body Diode) ②	—	—	-20	A	
V <sub>SD</sub> Diode Forward Voltage ①	—	—	-1.5	V	T <sub>C</sub> = 25°C, I <sub>S</sub> = -4.0A, V <sub>GS</sub> = 0V
t <sub>rr</sub> Reverse Recovery Time	—	—	400	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = -4.0A, dI <sub>F</sub> /dt = -100 A/μs
Q <sub>RR</sub> Reverse Recovered Charge	—	2.6	—	μC	T <sub>J</sub> = 25°C, I <sub>F</sub> = -4.0A, dI <sub>F</sub> /dt = -100 A/μs
t <sub>on</sub> Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .				

\*JEDEC Registered Value

① Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%.

② Repetitive Rating: Pulse width limited by max. junction temperature.

See Transient Thermal Impedance Curve (Fig. 5).

③ V<sub>DD</sub> = 50V, starting T<sub>J</sub> = 25°C, L = 46.9 mH,

R<sub>G</sub> = 25Ω, Peak I<sub>L</sub> = 4.0A. (See Fig. 15 and 16)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage






Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage




92CS-43316

Fig. 12 - Typical On-Resistance Vs. Drain Current




92CS-43317

Fig. 13 - Maximum Drain Current Vs. Case Temperature




92CS-43300

Fig. 14 - Power Vs. Temperature Derating Curve




92CS-43278

Fig. 15 - Unclamped Inductive Test Circuit




92CS-43279

Fig. 16 - Unclamped Inductive Waveforms



92CS-43306

Fig. 17 - Switching Time Test Circuit



92CS-43307

Fig. 18 - Gate Charge Test Circuit

5  
P-CHANNEL  
POWER MOSFETS

## P-Channel Enhancement-Mode Power MOS Field-Effect Transistors

August 1991

### Features

- -1.16A, -100V
- $r_{DS(on)} = 3.65\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The 2N6895 is a P-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The 2N6895 is supplied in the JEDEC TO-205AF metal package.


### Package

TO-205AF  
BOTTOM VIEW



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6895	UNITS
Drain-Source Voltage .....	-100*	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	-100*	V
Continuous Drain Current		
RMS Continuous .....	-1.16*	A
Pulsed Drain Current .....	-5*	A
Gate-Source Voltage .....	$\pm 20^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ .....	8.33*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....	0.0667*	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	260	$^\circ\text{C}$
(At distances $\geq \frac{1}{8}$ " (3.17mm) from seating plane for 10s max)		

\*JEDEC registered values



**ELECTRICAL CHARACTERISTICS at Case Temperature ( $T_c$ ) = 25°C unless otherwise specified.**

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		Min.	Max.		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1 \text{ mA}, V_{GS} = 0$	-100	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	-2	-4	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -80 \text{ V}$	—	1	$\mu\text{A}$
		$T_c = 125^\circ\text{C}, V_{DS} = -80 \text{ V}$	—	50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0$	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 0.74 \text{ A}, V_{GS} = -10 \text{ V}$	—	2.7	V
		$I_D = 1.16 \text{ A}, V_{GS} = -10 \text{ V}$	—	6	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 0.74 \text{ A}, V_{GS} = -10 \text{ V}$	—	3.65	$\Omega$
		$T_c = 125^\circ\text{C}, I_D = 0.74 \text{ A}, V_{GS} = 10 \text{ V}$	—	5.66	
Forward Transconductance	$g_{fs}^a$	$V_{DS} = -10 \text{ V}, I_D = 0.74 \text{ A}$	200	800	mho
Input Capacitance	$C_{iss}$	$V_{DS} = -25 \text{ V}$	40	150	pF
Output Capacitance	$C_{oss}$	$V_{GS} = 0 \text{ V}$	20	80	
Reverse Transfer Capacitance	$C_{rss}$	$f = 1 \text{ MHz}$	7.5	30	
Turn-On Delay Time	$t_d(on)$	$V_{DS} = -50 \text{ V}$	—	25	ns
Rise Time	$t_r$	$I_D = 0.74 \text{ A}$	—	45	
Turn-Off Delay Time	$t_d(off)$	$R_{gen} = R_{gs} = 15 \Omega$	—	45	
Fall Time	$t_f$	$V_{GS} = -10 \text{ V}$	—	50	
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		—	15	

**SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS**

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		Min.	Max.		
Diode Forward Voltage	$V_{SD}^a$	$I_{SD} = 1.16 \text{ A}$	0.8	1.6	V
Reverse Recovery Time	$t_{rr}$	$I_F = 4 \text{ A}, dI_F/dt = 50 \text{ A}/\mu\text{s}$	—	340	ns

\*In accordance with JEDEC registration data.

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%




Fig. 1 - Maximum operating areas.

5  
P-CHANNEL  
POWER MOSFETS




Fig. 2 - Power dissipation vs. temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature.




Fig. 4 - Typical normalized drain-to-source on resistance to junction temperature.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Typical drain-to-source on resistance as a function of drain current.




Fig. 7 - Capacitance as a function of drain-to-source voltage.




Fig. 8 - Typical forward transconductance as a function of drain current.

August 1991

## P-Channel Enhancement-Mode Power MOS Field-Effect Transistors

### Features


- -6A, -100V
- $r_{DS(on)} = 0.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6896 is a P-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for high-speed applications such as switching regulators, switching converters, relay drivers, and drivers for high-power bipolar switching transistors.


The 2N6896 is supplied in the JEDEC TO-204AA metal package.

### Package



### Terminal Diagram

#### P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6896	UNITS	
Drain-Source Voltage .....	$V_{DSS}$	-100*	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$	-100*	V
Continuous Drain Current			
RMS Continuous .....	$I_D$	-6*	A
Pulsed Drain Current .....	$I_{DM}$	-20*	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20^*$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	$P_D$	60*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.48*	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	$T_L$	260	$^\circ\text{C}$
(At distances $\geq \frac{1}{8}$ " (3.17mm) from seating plane for 10s max)			

\*JEDEC registered values

**ELECTRICAL CHARACTERISTICS at Case Temperature (T<sub>c</sub>) = 25° C unless otherwise specified.**

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
Drain-Source Breakdown Voltage	BV <sub>DSS</sub> I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0	-100	—	V
Gate Threshold Voltage	V <sub>GS(th)</sub> V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 0.25 mA	-2	-4	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub> V <sub>DS</sub> = -80 V	—	1	μA
	T <sub>c</sub> = 125° C, V <sub>DS</sub> = -80 V	—	50	
Gate-Source Leakage Current	I <sub>GSS</sub> V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0	—	100	nA
Drain-Source On Voltage	V <sub>DS(on)</sub> <sup>a</sup> I <sub>D</sub> = 3.8 A, V <sub>GS</sub> = -10 V	—	2.28	V
	I <sub>D</sub> = 6 A, V <sub>GS</sub> = -10 V	—	-6	
Static Drain-Source On Resistance	r <sub>DS(on)</sub> <sup>a</sup> I <sub>D</sub> = 3.8 A, V <sub>GS</sub> = -10 V	—	0.6	Ω
	T <sub>c</sub> = 125° C, I <sub>D</sub> = 3.8 A, V <sub>GS</sub> = 10 V	—	0.96	
Forward Transconductance	g <sub>fs</sub> <sup>a</sup> V <sub>DS</sub> = -10 V, I <sub>D</sub> = 3.8 A	1	4	mho
Input Capacitance	C <sub>iss</sub> V <sub>DS</sub> = -25 V	200	800	pF
Output Capacitance	C <sub>oss</sub> V <sub>GS</sub> = 0 V	100	350	
Reverse Transfer Capacitance	C <sub>rss</sub> f = 0.1 MHz	40	150	
Turn-On Delay Time	t <sub>d(on)</sub> V <sub>DS</sub> = -50 V	—	60	ns
Rise Time	t <sub>r</sub> I <sub>D</sub> = 3.8 A	—	100	
Turn-Off Delay Time	t <sub>d(off)</sub> R <sub>gen</sub> = R <sub>gs</sub> = 15 Ω	—	150	
Fall Time	t <sub>f</sub> V <sub>GS</sub> = -10 V	—	100	
Thermal Resistance Junction-to-Case	R <sub>θJC</sub>	—	2.083	

**SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS**

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
Diode Forward Voltage	V <sub>SD</sub> <sup>a</sup> I <sub>SD</sub> = 12 A	0.8	1.6	V
Reverse Recovery Time	t <sub>rr</sub> I <sub>F</sub> = 4 A, dI <sub>F</sub> /dt = 50 A/μs	—	375	ns

\*In accordance with JEDEC registration data.  
<sup>a</sup>Pulsed: Pulse duration = 300 μs max., duty cycle = 2%




Fig. 1 - Maximum safe operating areas.

5  
 P-CHANNEL  
 POWER MOSFETS




Fig. 2 - Power dissipation vs. temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature.




Fig. 4 - Typical normalized drain-to-source on resistance to junction temperature.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Typical drain-to-source on resistance as a function of drain current.




Fig. 7 - Capacitance as a function of drain-to-source voltage.

# 2N6896




Fig. 8 - Typical forward transconductance as a function of drain current.

## P-Channel Enhancement-Mode Power MOS Field-Effect Transistors

August 1991

### Features


- -12A, -100V
- $r_{DS(on)} = 0.3\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6897 is a P-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This device can be operated directly from an integrated circuit.


The 2N6897 is supplied in the JEDEC TO-204AA metal package.

### Package



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6897	UNITS
Drain-Source Voltage .....	$V_{DSS}$ -100*	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$ -100*	V
Continuous Drain Current		
RMS Continuous .....	$I_D$ -12*	A
Pulsed Drain Current .....	$I_{DM}$ -30*	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ .....	$P_D$ 100*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....	0.8*	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	$T_L$ 260*	$^\circ\text{C}$
(At distances $\geq \frac{1}{8}$ " (3.17mm) from seating plane for 10s max)		

\*JEDEC registered values



**ELECTRICAL CHARACTERISTICS at Case Temperature (T<sub>C</sub>) = 25°C unless otherwise specified.**

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
* Drain-Source Breakdown Voltage	$BV_{DSS}$ $I_D = 1 \text{ mA}, V_{GS} = 0$	-100	—	V
* Gate Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	-2	-4	V
* Zero Gate Voltage Drain Current	$I_{DSS}$ $V_{DS} = -80 \text{ V}$ $T_C = 125^\circ \text{ C}, V_{DS} = -80 \text{ V}$	—	1	$\mu\text{A}$
* Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0$	—	100	nA
* Drain-Source On Voltage	$V_{DS(on)}^a$ $I_D = 7.6 \text{ A}, V_{GS} = -10 \text{ V}$ $I_D = 12 \text{ A}, V_{GS} = -10 \text{ V}$	—	2.28	V
* Static Drain-Source On Resistance	$r_{DS(on)}^a$ $I_D = 7.6 \text{ A}, V_{GS} = -10 \text{ V}$ $T_C = 125^\circ \text{ C}, I_D = 7.6 \text{ A}, V_{GS} = 10 \text{ V}$	—	0.3	$\Omega$
* Forward Transconductance	$g_{fs}^a$ $V_{DS} = -10 \text{ V}, I_D = 7.6 \text{ A}$	2	8	mho
* Input Capacitance	$C_{iss}$ $V_{DS} = -25 \text{ V}$ $V_{GS} = 0 \text{ V}$	400	1500	pF
* Output Capacitance	$C_{oss}$ $f = 0.1 \text{ MHz}$	200	700	
* Reverse Transfer Capacitance	$C_{ras}$ $f = 0.1 \text{ MHz}$	60	240	ns
* Turn-On Delay Time	$t_d(on)$ $V_{DS} = -50 \text{ V}$ $I_D = 7.6 \text{ A}$	—	60	
* Rise Time	$t_r$	—	175	
* Turn-Off Delay Time	$t_d(off)$ $R_{gen} = R_{gs} = 15 \Omega$	—	275	
* Fall Time	$t_f$ $V_{GS} = -10 \text{ V}$	—	175	
* Thermal Resistance Junction-to-Case	$R_{\theta JC}$	—	1.25	$^\circ\text{C/W}$

**SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS**

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
* Diode Forward Voltage	$V_{SD}^a$ $I_{SD} = 12 \text{ A}$	0.8	1.6	V
* Reverse Recovery Time	$t_{rr}$ $I_F = 4 \text{ A}, dI_F/dt = 100 \text{ A}/\mu\text{s}$	—	500	ns

\*In accordance with JEDEC registration data.  
<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%

5  
P-CHANNEL  
POWER MOSFETS




Fig. 1 - Maximum safe operating areas.




Fig. 2 - Power dissipation vs. temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature.




Fig. 4 - Typical normalized drain-to-source on resistance to junction temperature.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Typical drain-to-source on resistance as a function of drain current.




Fig. 7 - Capacitance as a function of drain-to-source voltage.

# 2N6897




Fig. 8 - Typical forward transconductance as a function of drain current.

## P-Channel Enhancement-Mode Power MOS Field-Effect Transistors

August 1991

### Features


- -25A, -100V
- $r_{DS(on)} = 0.20\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6898 is a P-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This device can be operated directly from an integrated circuit.


The 2N6898 is supplied in the JEDEC TO-204AE steel package.

### Package



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	2N6898	UNITS
Drain-Source Voltage .....	-100*	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	-100*	V
Continuous Drain Current		
RMS Continuous .....	-25*	A
Pulsed Drain Current .....	-60*	A
Gate-Source Voltage .....	$\pm 20^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ .....	150*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....	1.2*	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	260*	$^\circ\text{C}$
(At distances $\geq \frac{1}{8}$ " (3.17mm) from seating plane for 10s max)		

\*JEDEC registered values

**ELECTRICAL CHARACTERISTICS at Case Temperature (T<sub>c</sub>) = 25° C unless otherwise specified.**

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
* Drain-Source Breakdown Voltage	BV <sub>DSS</sub> I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0	-100	—	V
* Gate Threshold Voltage	V <sub>GS(th)</sub> V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 0.25 mA	-2	-4	V
* Zero Gate Voltage Drain Current	I <sub>DSS</sub> V <sub>DS</sub> = -80 V T <sub>C</sub> = 125° C, V <sub>DS</sub> = -80 V	—	1 50	μA
* Gate-Source Leakage Current	I <sub>GSS</sub> V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0	—	100	nA
* Drain-Source On Voltage	V <sub>DS(on)</sub> <sup>a</sup> I <sub>D</sub> = 15.8 A, V <sub>GS</sub> = -10 V I <sub>D</sub> = 25 A, V <sub>GS</sub> = -10 V	—	3.16 -6	V
* Static Drain-Source On Resistance	r <sub>DS(on)</sub> <sup>a</sup> I <sub>D</sub> = 15.8 A, V <sub>GS</sub> = -10 V T <sub>C</sub> = 125° C, I <sub>D</sub> = 15.8 A, V <sub>GS</sub> = 10 V	—	0.2 0.24	Ω
* Forward Transconductance	g <sub>fs</sub> <sup>a</sup> V <sub>DS</sub> = -10 V, I <sub>D</sub> = 15.8 A	4	16	mho
* Input Capacitance	C <sub>iss</sub> V <sub>DS</sub> = -25 V	—	3000	pF
* Output Capacitance	C <sub>oss</sub> V <sub>GS</sub> = 0 V	—	1500	
* Reverse Transfer Capacitance	C <sub>rss</sub> f = 0.1 MHz	—	500	
* Turn-On Delay Time	t <sub>d(on)</sub> V <sub>DS</sub> = -50 V	—	50	ns
* Rise Time	t <sub>r</sub> I <sub>D</sub> = 12.5 A	—	250	
* Turn-Off Delay Time	t <sub>d(off)</sub> R <sub>gen</sub> = R <sub>gs</sub> = 50 Ω	—	400	
* Fall Time	t <sub>f</sub> V <sub>GS</sub> = -10 V	—	250	
* Thermal Resistance Junction-to-Case	R <sub>θJC</sub>	—	0.83	

**SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS**

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
* Diode Forward Voltage	V <sub>SD</sub> <sup>a</sup> I <sub>SD</sub> = 25 A	0.8	1.6	V
* Reverse Recovery Time	t <sub>rr</sub> I <sub>F</sub> = 4 A, dI <sub>F</sub> /dt = 100 A/μs	—	750	ns

\*In accordance with JEDEC registration data.

<sup>a</sup>Pulsed: Pulse duration = 300 μs max., duty cycle = 2%

5  
P-CHANNEL  
POWER MOSFETS




Fig. 1 - Maximum safe operating areas.




Fig. 2 - Power dissipation vs. temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature.




Fig. 4 - Typical normalized drain-to-source on resistance to junction temperature.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Typical drain-to-source on resistance as a function of drain current.




Fig. 7 - Capacitance as a function of drain-to-source voltage.




Fig. 8 - Typical forward transconductance as a function of drain current.




Fig. 9 - Switching time test circuit.

# IRF9130, IRF9131 IRF9132, IRF9133

Avalanche Energy Rated  
P-Channel Power MOSFETs

August 1991

## Features


- -10A and -12A, -60V and -100V
- $r_{DS(ON)} = 0.30\Omega$  and  $0.40\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

## Description

The IRF9130, IRF9131, IRF9132 and IRF9133 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

## Package



## Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



## Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	IRF9130	IRF9131	IRF9132	IRF9133	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ -100	-60	-100	-60	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ -100	-60	-100	-60	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$ .....	$I_D$ -12	-12	-10	-10	A
$T_C = 100^\circ\text{C}$ .....	$I_D$ -7.5	-7.5	-6.5	-6.5	A
Pulsed Drain Current (3) .....	$I_{DM}$ -48	-48	-40	-40	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$ 75	75	75	75	W
(See Figure 14)					
Linear Derating Factor .....	0.6	0.6	0.6	0.6	W/°C
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}$ 500	500	500	500	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	°C
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	°C
(0.063" (1.6mm) from case for 10s)					

### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4.  $V_{DD} = 25\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 5.2\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 12\text{A}$  (See Figures 15 and 16)



# Specifications IRF9130, IRF9131, IRF9132, IRF9133

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9130, IRF9132 IRF9131, IRF9133	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = -250μA	-100	-	-	V
			-60	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250μA	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-100	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	-250	μA
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = +125°C	-	-	-1000	μA
On-State Drain Current (Note 2) IRF9130, IRF9131 IRF9132, IRF9133	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = -10V	-12	-	-	A
			-10	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9130, IRF9131 IRF9132, IRF9133	r <sub>DS(ON)</sub>	V <sub>GS</sub> = -10V, I <sub>D</sub> = -6.5A	-	0.25	0.30	Ω
			-	0.30	0.40	Ω
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, I <sub>D</sub> = -6.5A	2	3.7	-	S(Ω)
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = -25V, f = 1.0MHz See Figure 10	-	500	-	pF
Output Capacitance	C <sub>OSS</sub>		-	300	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	100	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>		V <sub>DD</sub> = 0.5 BV <sub>DSS</sub> , I <sub>D</sub> = -6.5A, Z <sub>O</sub> = 50Ω See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	30	60
Rise Time	t <sub>r</sub>		-	70	140	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	70	140	ns
Fall Time	t <sub>f</sub>		-	70	140	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>		V <sub>GS</sub> = -10V, I <sub>D</sub> = -15A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	25	45
Gate-Source Charge	Q <sub>gs</sub>		-	13	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	12	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured between contact screw on header that is closer to source & gate pins & center of die.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source pin, 6mm (0.25") from header & source bonding pad.	-	12.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	1.67	°C/W
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	°C/W
Junction-to-Ambient	R <sub>θJA</sub>	Typical socket mount	-	-	30	°C/W



## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-12	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	-48	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>C</sub> = +25°C, I <sub>S</sub> = -12A, V <sub>GS</sub> = 0V	-	-	-1.5	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = 12A, dI <sub>F</sub> /dt = 100A/μs	-	300	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = -12A, dI <sub>F</sub> /dt = 100A/μs	-	1.8	-	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25°C to +150°C  
2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V<sub>DD</sub> = 25V, Start T<sub>J</sub> = +25°C, L = 5.2mH, R<sub>G</sub> = 25Ω, Peak I<sub>L</sub> = 12A (See Figures 15 and 16)

# IRF9130, IRF9131, IRF9132, IRF9133




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

# IRF9130, IRF9131, IRF9132, IRF9133




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage






Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage

# IRF9130, IRF9131, IRF9132, IRF9133




92CS-43298

Fig. 12 - Typical On-Resistance Vs. Drain Current




92CS-43304

Fig. 13 - Maximum Drain Current Vs. Case Temperature




92CS-43305

Fig. 14 - Power Vs. Temperature Derating Curve




92CS-43278

Fig. 15 - Unclamped Inductive Test Circuit




92CS-43279

Fig. 16 - Unclamped Inductive Waveforms



92CS-43322

Fig. 17 - Switching Time Test Circuit



92CS-43323

Fig. 18 - Gate Charge Test Circuit

August 1991

### Features


- -19A and -15A, -60V and -100V
- $r_{DS(ON)} = 0.20\Omega$  and  $0.30\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF9140, IRF9141, IRF9142 and IRF9143 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	IRF9140	IRF9141	IRF9142	IRF9143	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ -100	-60	-100	-60	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ -100	-60	-100	-60	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$ .....	$I_D$ -19	-19	-15	-15	A
$T_C = 100^\circ\text{C}$ .....	$I_D$ -12	-12	-10	-10	A
Pulsed Drain Current (3) .....	$I_{DM}$ -76	-76	-60	-60	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$ 125	125	125	125	W
(See Figure 14)					
Linear Derating Factor .....	1	1	1	1	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}$ 960	960	960	960	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4.  $V_{DD} = 25\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 4\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 19\text{A}$   
(See Figures 15 and 16)

# Specifications IRF9140, IRF9141, IRF9142, IRF9143

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9140, IRF9142 IRF9141, IRF9143	BVDSS	$V_{GS} = 0V, I_D = -250\mu A$	-100 -60	-	-	V V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = -20V$	-	-	-100	nA
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = 20V$	-	-	100	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	$\mu A$
On-State Drain Current (Note 2) IRF9140, IRF9141 IRF9142, IRF9143	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-19	-	-	A
			-15	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9140, IRF9141 IRF9142, IRF9143	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -10A$	-	0.15	0.20	$\Omega$
			-	0.22	0.30	$\Omega$
			-	-	-	-
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = -10A$	5	7	-	S( $\Omega$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	1100	-	pF
Output Capacitance	$C_{OSS}$	See Figure 10	-	550	-	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	250	-	pF
Turn-On Delay Time	$t_d(ON)$	$V_{DD} = 0.5 BVDSS, I_D = -19A, R_G = 9.1\Omega$ See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	16	20	ns
Rise Time	$t_r$		-	65	100	ns
Turn-Off Delay Time	$t_d(OFF)$		-	47	70	ns
Fall Time	$t_f$		-	28	90	ns
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$		$V_{GS} = -10V, I_D = -19A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	70	90
Gate-Source Charge	$Q_{gs}$		-	14	-	nC
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	56	-	nC
Internal Drain Inductance	$L_D$	Measured between contact screw on header that is closer to source & gate pins & center of die.	-	5.0	-	nH
Internal Source Inductance	$L_S$	Measured from the source pin, 6mm (0.25") from header & source bonding pad.	-	12.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	1	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Typical socket mount	-	-	30	$^\circ\text{C/W}$



## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-19	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	-76	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_C = +25^\circ\text{C}, I_S = -19A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	$t_{rr}$	$T_J = +150^\circ\text{C}, I_F = 19A, dI_F/dt = 100A/\mu s$	-	170	-	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +150^\circ\text{C}, I_F = -19A, dI_F/dt = 100A/\mu s$	-	0.8	-	$\mu\text{C}$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
 2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$   
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)  
 4.  $V_{DD} = 25V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 4mH$ ,  $R_G = 25\Omega$ , Peak  $I_L = 19A$  (See Figures 15 and 16)

# IRF9140, IRF9141, IRF9142, IRF9143




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

# IRF9140, IRF9141, IRF9142, IRF9143




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.



# IRF9140, IRF9141, IRF9142, IRF9143




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

5  
P-CHANNEL  
POWER MOSFETS

August 1991

### Features

- -25A, -60V and -100V
- $r_{DS(ON)} = 0.150\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


### Description

The IRF9150 and IRF9151 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The P-channel IRF9150 is an approximate electrical complement to the N-channel IRF9150.


The IRF types are supplied in the JEDEC TO-204AE metal package.

### Package



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified


	IRF9150	IRF9151	UNITS
Drain-Source Voltage .....	-100	-60	V
Continuous Drain Current			
$T_C = 25^\circ\text{C}$ .....	-25	-25	A
$T_C = 100^\circ\text{C}$ .....	-18	-18	A
Pulsed Drain Current .....	-100	-100	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	150	150	W
(See Figure 18)			
Linear Derating Factor .....	1.2	1.2	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (3) .....	1300	1300	mJ
(See Figure 14)			
Avalanche Current (Repetitive or Nonrepetitive) .....	-25	-25	A
Operating and Storage Junction .....	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range			
Maximum Lead Temperature for Soldering .....	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

#### NOTES:

1. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
2. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
3.  $V_{DD} = 25\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 3.2\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 19\text{A}$  (See Figures 14 and 15)

# Specifications IRF9150, IRF9151

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF9150 IRF9151	$BV_{DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	-100	-	-	V	
			-60	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V	
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = -20V$	-	-	-100	nA	
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = 20V$	-	-	100	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	$\mu A$	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	$\mu A$	
On-State Drain Current (Note 1)	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	-25	-	-	A	
Static Drain-Source On-State Resistance (Note 1)	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -10A$	-	0.09	0.15	$\Omega$	
Forward Transconductance (Note 1)	$g_{fs}$	$V_{DS} = -10V, I_D = -12.5A$	4	10	-	S	
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	2400	-	pF	
Output Capacitance	$C_{OSS}$	See Figure 10	-	850	-	pF	
Reverse Transfer Capacitance	$C_{RSS}$		-	400	-	pF	
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = -50V, I_D = -25A, R_G = 6.8\Omega, R_D = 2\Omega$ . See Figures 16 and 17. (MOSFET switching times are essentially independent of operating temperature.)	-	16	24	ns	
Rise Time	$t_r$		-	110	160	ns	
Turn-Off Delay Time	$t_{d(OFF)}$		-	65	100	ns	
Fall Time	$t_f$		-	46	70	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$	$V_{GS} = -10V, I_D = -25A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figures 11 & 19 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	82	120	nC	
Gate-Source Charge	$Q_{gs}$		-	14	-	nC	
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	42	-	nC	
Internal Drain Inductance	$L_D$	Measured between contact screw on header that is closer to source & gate pins & center of die.		-	5.0	-	nH
Internal Source Inductance	$L_S$	Measured from the source pin, 6mm (0.25") from header & source bonding pad.		-	13	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	0.83	$^\circ\text{C/W}$	
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$	
Junction-to-Ambient	$R_{\theta JA}$	Free Air Operation	-	-	30	$^\circ\text{C/W}$	

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-25	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	-100	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_C = +25^\circ\text{C}, I_S = 25A, V_{GS} = 0V$	-	0.9	1.5	V
Reverse Recovery Time	$t_{rr}$	$T_J = +25^\circ\text{C}, I_F = 25A, dI_F/dt = 100A/\mu s$	-	150	300	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +25^\circ\text{C}, I_F = 25A, dI_F/dt = 100A/\mu s$	0.3	0.7	1.5	$\mu C$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

NOTES: 1. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$       2. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)      3.  $V_{DD} = 25V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 3.2\text{mhy}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 25A$  (See Figures 14 and 15)

# IRF9150, IRF9151




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance.

# IRF9150, IRF9151




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Normalized breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to source voltage.




Fig. 11 - Typical gate charge vs. gate-to source voltage.

5  
P-CHANNEL  
POWER MOSFETS

# IRF9150, IRF9151




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Unclamped inductive test circuit.




Fig. 15 - Unclamped inductive waveforms.




Fig. 16 - Switching time test circuit.




Fig. 17 - Switching time waveforms.

# IRF9150, IRF9151




Fig. 18 - Power vs. temperature derating curve.




Fig. 19 - Gate charge test circuit.

August 1991

### Features


- -5.5A and -6.5A, -150V and -200V
- $r_{DS(ON)} = 0.80\Omega$  and  $1.2\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF9230, IRF9231, IRF9232 and IRF9233 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	IRF9230	IRF9231	IRF9232	IRF9233	UNITS	
Drain-Source Voltage (1) . . . . .	$V_{DS}$	-200	-150	-200	-150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) . . . . .	$V_{DGR}$	-200	-150	-200	-150	V
Continuous Drain Current						
$T_C = 25^\circ\text{C}$ . . . . .	$I_D$	-6.5	-6.5	-5.5	-5.5	A
$T_C = 100^\circ\text{C}$ . . . . .	$I_D$	-4.0	-4.0	-3.5	-3.5	A
Pulsed Drain Current (3) . . . . .	$I_{DM}$	-26	-26	-22	-22	A
Gate-Source Voltage . . . . .	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation . . . . .	$P_D$	75	75	75	75	W
(See Figure 14)						
Linear Derating Factor . . . . .		0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
(See Figure 14)						
Single Pulse Avalanche Energy Rating (4) . . . . .	$E_{AS}$	500	500	500	500	mJ
Operating and Storage Junction . . . . .	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering . . . . .	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
- $V_{DD} = 50\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 17.75\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 6.5\text{A}$  (See Figures 15 and 16)



# Specifications IRF9230, IRF9231, IRF9232, IRF9233

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9230, IRF9232 IRF9231, IRF9233	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = -250\mu A$	-200	-	-	V
			-150	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = -20V$	-	-	-100	nA
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = 20V$	-	-	100	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	$\mu A$
On-State Drain Current (Note 2) IRF9230, IRF9231 IRF9232, IRF9233	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-6.5	-	-	A
			-5.5	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9230, IRF9231 IRF9232, IRF9233	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -3.5A$	-	0.5	0.8	$\Omega$
			-	0.8	1.2	$\Omega$
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = -3.5A$	2.2	3.5	-	S(V)
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	550	-	pF
Output Capacitance	$C_{OSS}$	See Figure 10	-	170	-	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	50	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 0.5 BV_{DSS}, I_D = -6.5A, R_G = 50\Omega$ See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	30	50	ns
Rise Time	$t_r$		-	50	100	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	50	100	ns
Fall Time	$t_f$		-	40	80	ns
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$	$V_{GS} = -10V, I_D = -6.5A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	31	45	nC
Gate-Source Charge	$Q_{gs}$		-	18	-	nC
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	13	-	nC
Internal Drain Inductance	$L_D$	Measured between contact screw on header that is closer to source & gate pins & center of die.	-	5.0	-	nH
Internal Source Inductance	$L_S$	Measured from the source pin, 6mm (0.25") from header & source bonding pad.	-	12.5	-	nH
						
Junction-to-Case	$R_{\theta JC}$		-	-	1.67	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Typical socket mount	-	-	30	$^\circ\text{C/W}$

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-6.5	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	-26	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_C = +25^\circ\text{C}, I_S = -6.5A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	$t_{rr}$	$T_J = +150^\circ\text{C}, I_F = -6.5A, dI_F/dt = 100A/\mu s$	-	400	-	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +150^\circ\text{C}, I_F = -6.5A, dI_F/dt = 100A/\mu s$	-	2.6	-	$\mu C$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 17.75\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 6.5A$  (See Figures 15 and 16)

# IRF9230, IRF9231, IRF9232, IRF9233




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

# IRF9230, IRF9231, IRF9232, IRF9233




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.






Fig. 11 - Typical gate charge vs. gate-to-source voltage.

# IRF9230, IRF9231, IRF9232, IRF9233




92CS-43316

Fig. 12 - Typical on-resistance vs. drain current.




92GS-44028

Fig. 13 - Maximum drain current vs. case temperature.




92CS-43305

Fig. 14 - Power vs. temperature derating curve.




92CS-43278

Fig. 15 - Unclamped inductive test circuit.




92CS-43279

Fig. 16 - Unclamped inductive waveforms.



92CS-43322

Fig. 17 - Switching time test circuit.



92CS-43323

Fig. 18 - Gate charge test circuit.

# IRF9240, IRF9241 IRF9242, IRF9243

Avalanche Energy Rated  
P-Channel Power MOSFETs

August 1991

## Features


- -9A and -11A, -150V and -200V
- $r_{DS(ON)} = 0.50\Omega$  and  $0.7\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

## Description

The IRF9240, IRF9241, IRF9242 and IRF9243 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

## Package



## Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



## Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	IRF9240	IRF9241	IRF9242	IRF9243	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ -200	-150	-200	-150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ -200	-150	-200	-150	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$ .....	$I_D$ -11	-11	-9	-9	A
$T_C = 100^\circ\text{C}$ .....	$I_D$ -7	-7	-6	-6	A
Pulsed Drain Current (3) .....	$I_{DM}$ -44	-44	-36	-36	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$ 125	125	125	125	W
(See Figure 14)					
Linear Derating Factor .....	1	1	1	1	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}$ 790	790	790	790	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
- $V_{DD} = 50\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 9.8\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 11\text{A}$  (See Figures 15 and 16)

# Specifications IRF9240, IRF9241, IRF9242, IRF9243

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9240, IRF9242 IRF9241, IRF9243	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = -250\mu A$	-200	-	-	V
			-150	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-100	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	$\mu A$
On-State Drain Current (Note 2) IRF9240, IRF9241 IRF9242, IRF9243	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-11	-	-	A
			-9	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9240, IRF9241 IRF9242, IRF9243	r <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = -6A$	-	0.35	0.5	$\Omega$
			-	0.55	0.7	$\Omega$
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = -6A$	4	6	-	S( $\bar{I}$ )
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	1100	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	375	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	150	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 100\text{BV}_{DSS}, I_D = -11A, R_G = 9.1\Omega$ See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	18	22	ns
Rise Time	t <sub>r</sub>		-	45	68	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	75	90	ns
Fall Time	t <sub>f</sub>		-	29	44	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>		$V_{GS} = -10V, I_D = -11A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	70	90
Gate-Source Charge	Q <sub>gs</sub>		-	55	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	15	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured between contact screw on header that is closer to source & gate pins & center of die.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source pin, 6mm (0.25") from header & source bonding pad.	-	12.5	-	nH



## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-11	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	-44	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_C = +25^\circ\text{C}, I_S = -11A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +150^\circ\text{C}, I_F = -11A, dI_F/dt = 100A/\mu s$	-	270	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +150^\circ\text{C}, I_F = -11A, dI_F/dt = 100A/\mu s$	-	2	-	$\mu C$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
 2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$   
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)  
 4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 9.8\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 11A$  (See Figures 15 and 16)

# IRF9240, IRF9241, IRF9242, IRF9243




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

5  
P-CHANNEL  
POWER MOSFETS

# IRF9240, IRF9241, IRF9242, IRF9243




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.



# IRF9240, IRF9241, IRF9242, IRF9243




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

5  
P-CHANNEL  
POWER MOSFETS

# IRF9510, IRF9511 IRF9512, IRF9513

Avalanche Energy Rated  
P-Channel Power MOSFETs

August 1991

## Features

- -2.5A and -3.0A, -60V and -100V
- $r_{DS(ON)} = 1.2\Omega$  and  $1.6\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


## Description

The IRF9510, IRF9511, IRF9512 and IRF9513 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRF types are supplied in the JEDEC TO-220AB plastic package.


## Package

TO-220AB  
TOP VIEW



## Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



## Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	IRF9510	IRF9511	IRF9512	IRF9513	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ -100	-60	-100	-60	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ -100	-60	-100	-60	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$ .....	$I_D$ -3.0	-3.0	-2.5	-2.5	A
$T_C = 100^\circ\text{C}$ .....	$I_D$ -2.0	-2.0	-1.5	-1.5	A
Pulsed Drain Current (3) .....	$I_{DM}$ -12	-12	-10	-10	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$ 20	20	20	20	W
(See Figure 14)					
Linear Derating Factor .....	0.16	0.16	0.16	0.16	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}$ 190	190	190	190	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)


4.  $V_{DD} = 25\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 31.7\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 3.0\text{A}$   
(See Figures 15 and 16)

# Specifications IRF9510, IRF9511, IRF9512, IRF9513

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9510, IRF9512 IRF9511, IRF9513	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = -250\mu A$	-100	-	-	V
			-60	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	$\mu A$
On-State Drain Current (Note 2) IRF9510, IRF9511 IRF9512, IRF9513	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-3.0	-	-	A
			-2.5	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9510, IRF9511 IRF9512, IRF9513	r <sub>DS(ON)</sub>	$V_{GS} = -10V, I_D = -1.5A$	-	1.0	1.2	$\Omega$
			-	1.2	1.6	$\Omega$
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = -1.5A$	0.8	1.1	-	S(V)
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	180	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	85	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	30	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = -50 \text{ BV}_{DSS}, I_D = -3.0A, R_G = 50\Omega$ See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	15	30	ns
Rise Time	t <sub>r</sub>		-	30	60	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	20	40	ns
Fall Time	t <sub>f</sub>		-	20	40	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>		$V_{GS} = -10V, I_D = -3A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	8.5	11
Gate-Source Charge	Q <sub>gs</sub>		-	3.8	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	4.7	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the contact screw on tab to center of die.	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25") from pkg. to center of die.	-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from pkg. to source bonding pad.	-	7.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	6.4	$^\circ\text{C/W}$
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	1.0	-	$^\circ\text{C/W}$
Junction-to-Ambient	R <sub>θJA</sub>	Typical socket mount	-	-	80	$^\circ\text{C/W}$

5  
P-CHANNEL  
POWER MOSFETS




## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-3.0	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	-12	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_C = +25^\circ\text{C}, I_S = -3.0A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +150^\circ\text{C}, I_F = -3.0A, dI_F/dt = 100A/\mu s$	-	120	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +150^\circ\text{C}, I_F = -3.0A, dI_F/dt = 100A/\mu s$	-	6.0	-	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-


NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
 2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$   
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)  
 4.  $V_{DD} = 25V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 31.7\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 3.0A$  (See Figures 15 and 16)

# IRF9510, IRF9511, IRF9512, IRF9513




92CS-43263

Fig. 1 - Typical Output Characteristics




92CS-43264

Fig. 2 - Typical Transfer Characteristics




92CS-43265

Fig. 3 - Typical saturation characteristic.



92CS-43266

Fig. 4 - Maximum safe operating area.



92CM-43267

Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

# IRF9510, IRF9511, IRF9512, IRF9513




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.





Fig. 11 - Typical gate charge vs. gate-to-source voltage.


5  
 P-CHANNEL  
 POWER MOSFETS

# IRF9510, IRF9511, IRF9512, IRF9513




92CS-43275

Fig. 12 - Typical on-resistance vs. drain current.




92CS-43276

Fig. 13 - Maximum drain current vs. case temperature.




92CS-43277

Fig. 14 - Power vs. temperature derating curve.




92CS-43278

Fig. 15 - Unclamped inductive test circuit.




92CS-43279

Fig. 16 - Unclamped inductive waveforms.



92CS-43280

Fig. 17 - Switching time test circuit.



92CS-43281

Fig. 18 - Gate charge test circuit.

August 1991

### Features


- -5A and -6A, -60V and -100V
- $r_{DS(ON)} = 0.6\Omega$  and  $0.8\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF9520, IRF9521, IRF9522 and IRF9523 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	IRF9520	IRF9521	IRF9522	IRF9523	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	-100	-60	-100	-60	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	-100	-60	-100	-60	V
Continuous Drain Current						
$T_C = 25^\circ\text{C}$ .....	$I_D$	-6	-6	-5	-5	A
$T_C = 100^\circ\text{C}$ .....	$I_D$	-4	-4	-3.5	-3.5	A
Pulsed Drain Current (3) .....	$I_{DM}$	-24	-24	-20	-20	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$	40	40	40	40	W
(See Figure 14)						
Linear Derating Factor .....		0.32	0.32	0.32	0.32	W/ $^\circ\text{C}$
(See Figure 14)						
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}$	370	370	370	370	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4.  $V_{DD} = 25\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 15.4\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 6.0\text{A}$  (See Figures 15 and 16)

# Specifications IRF9520, IRF9521, IRF9522, IRF9523

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9520, IRF9522 IRF9521, IRF9523	$BV_{DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	-100 -60	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = -20V$	-	-	-500	nA
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = 20V$	-	-	500	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	$\mu A$
On-State Drain Current (Note 2) IRF9520, IRF9521 IRF9522, IRF9523	$I_D(ON)$	$V_{DS} > I_D(ON) \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-6	-	-	A
			-5	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9520, IRF9521 IRF9522, IRF9523	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -3.5A$	-	0.5	0.6	$\Omega$
			-	0.6	0.8	$\Omega$
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} > I_D(ON) \times r_{DS(ON)} \text{ Max}, I_D = -3.5A$	0.9	2	-	S(J)
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	300	-	pF
Output Capacitance	$C_{OSS}$	See Figure 10	-	200	-	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	50	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 0.5 BV_{DSS}, I_D = -6.0A, R_G = 50\Omega$	-	25	50	ns
Rise Time	$t_r$	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	50	100	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	50	100	ns
Fall Time	$t_f$		-	50	100	ns
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$	$V_{GS} = -10V, I_D = -6A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	16	22	nC
Gate-Source Charge	$Q_{gs}$		-	9	-	nC
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	7	-	nC
Internal Drain Inductance	$L_D$	Measured from the contact screw on tab to center of die.	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25") from pkg. to center of die.	-	4.5	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from pkg. to source bonding pad.	-	7.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	3.12	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Typical socket mount	-	-	80	$^\circ\text{C/W}$

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-6.0	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	-24	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_C = +25^\circ\text{C}, I_S = -6.0A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	$t_{rr}$	$T_J = +150^\circ\text{C}, I_F = -6.0A, dI_F/dt = 100A/\mu s$	-	230	-	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +150^\circ\text{C}, I_F = -6.0A, dI_F/dt = 100A/\mu s$	-	1.3	-	$\mu\text{C}$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 25V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 15.4\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 6.0A$  (See Figures 15 and 16)



# IRF9520, IRF9521, IRF9522, IRF9523




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

5  
P-CHANNEL  
POWER MOSFETS

IRF9520, IRF9521, IRF9522, IRF9523




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.

92GS-44168




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

# IRF9520, IRF9521, IRF9522, IRF9523




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

# IRF9530, IRF9531 IRF9532, IRF9533

Avalanche Energy Rated  
P-Channel Power MOSFETs

August 1991

## Features


- -10A and -12A, -60V and -100V
- $r_{DS(ON)} = 0.3\Omega$  and  $0.4\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

## Description

The IRF9530, IRF9531, IRF9532 and IRF9533 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

## Package



## Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



## Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	IRF9530	IRF9531	IRF9532	IRF9533	UNITS
Drain-Source Voltage (1) . . . . . $V_{DS}$	-100	-60	-100	-60	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) . . . . . $V_{DGR}$	-100	-60	-100	-60	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$ . . . . . $I_D$	-12	-12	-10	-10	A
$T_C = 100^\circ\text{C}$ . . . . . $I_D$	-7.5	-7.5	-6.5	-6.5	A
Pulsed Drain Current (3) . . . . . $I_{DM}$	-48	-48	-40	-40	A
Gate-Source Voltage . . . . . $V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation . . . . . $P_D$	75	75	75	75	W
(See Figure 14)					
Linear Derating Factor . . . . .	0.6	0.6	0.6	0.6	$W/^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4) . . . . . $E_{AS}$	500	500	500	500	mJ
Operating and Storage Junction . . . . . $T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering . . . . . $T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4.  $V_{DD} = 25\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 5.2\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 12\text{A}$  (See Figures 15 and 16)

# Specifications IRF9530, IRF9531, IRF9532, IRF9533

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9530, IRF9532 IRF9531, IRF9533	$BV_{DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	-100 -60	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = -20V$	-	-	-500	nA
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = 20V$	-	-	500	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	$\mu A$
On-State Drain Current (Note 2) IRF9530, IRF9531 IRF9532, IRF9533	$I_D(ON)$	$V_{DS} > I_D(ON) \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-12	-	-	A
			-10	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9530, IRF9531 IRF9532, IRF9533	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -6.5A$	-	0.25	0.3	$\Omega$
			-	0.3	0.4	$\Omega$
			-	-	-	-
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} > I_D(ON) \times r_{DS(ON)} \text{ Max}, I_D = 6.5A$	2.0	3.8	-	S(V)
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	500	-	pF
Output Capacitance	$C_{OSS}$	See Figure 10	-	300	-	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	100	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 0.5 BV_{DSS}, I_D = -12A, R_G = 50\Omega$ See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	30	60	ns
Rise Time	$t_r$		-	70	140	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	70	140	ns
Fall Time	$t_f$		-	70	140	ns
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$	$V_{GS} = -10V, I_D = -12A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	25	45	nC
Gate-Source Charge	$Q_{gs}$		-	13	-	nC
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	12	-	nC
Internal Drain Inductance	$L_D$	Measured from the contact screw on tab to center of die.	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25") from pkg. to center of die.	-	4.5	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from pkg. to source bonding pad.	-	7.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	1.67	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	1.0	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Typical socket mount	-	-	80	$^\circ\text{C/W}$



## Source Drain Diode Ratings and Characteristics


Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-12	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	-48	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_C = +25^\circ\text{C}, I_S = -12A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	$t_{rr}$	$T_J = +150^\circ\text{C}, I_F = -12A, dI_F/dt = 100A/\mu s$	-	300	-	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +150^\circ\text{C}, I_F = -12A, dI_F/dt = 100A/\mu s$	-	1.8	-	$\mu C$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)


4.  $V_{DD} = 25V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 5.2\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 12A$  (See Figures 15 and 16)

# IRF9530, IRF9531, IRF9532, IRF9533




92CS-43288

Fig. 1 - Typical Output Characteristics




92CS-43289

Fig. 2 - Typical Transfer Characteristics




92CS-43290

Fig. 3 - Typical saturation characteristic.



92CS-43324

Fig. 4 - Maximum safe operating area.



92CM-43325

Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

# IRF9530, IRF9531, IRF9532, IRF9533




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.






Fig. 11 - Typical gate charge vs. gate-to-source voltage.

# IRF9530, IRF9531, IRF9532, IRF9533




92CS-43298

Fig. 12 - Typical on-resistance vs. drain current.




92CS-43327

Fig. 13 - Maximum drain current vs. case temperature.




92CS-43305

Fig. 14 - Power vs. temperature derating curve.




92CS-43278

Fig. 15 - Unclamped inductive test circuit.




92CS-43279

Fig. 16 - Unclamped inductive waveforms.



92CS-43280

Fig. 17 - Switching time test circuit.



92CS-43281

Fig. 18 - Gate charge test circuit.



August 1991

### Features


- -15A and -19A, -60V and -100V
- $r_{DS(ON)} = 0.20\Omega$  and  $0.30\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF9540, IRF9541, IRF9542 and IRF9543 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

### Package

 TO-220AB  
TOP VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified


	IRF9540	IRF9541	IRF9542	IRF9543	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ -100	-60	-100	-60	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ -100	-60	-100	-60	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$ .....	$I_D$ -19	-19	-15	-15	A
$T_C = 100^\circ\text{C}$ .....	$I_D$ -12	-12	-10	-10	A
Pulsed Drain Current (3) .....	$I_{DM}$ -76	-76	-60	-60	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$ 125	125	125	125	W
(See Figure 14)					
Linear Derating Factor .....	1	1	1	1	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}$ 960	960	960	960	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4.  $V_{DD} = 25\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 4\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 19\text{A}$  (See Figures 15 and 16)

# Specifications IRF9540, IRF9541, IRF9542, IRF9543

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF9540, IRF9542 IRF9541, IRF9543	BV <sub>DSS</sub>	$V_{GS} = 0\text{V}, I_D = -250\mu\text{A}$	-100 -60	-	-	V V	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-2.0	-	-4.0	V	
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = -20\text{V}$	-	-	-500	nA	
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = 20\text{V}$	-	-	500	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	-250	$\mu\text{A}$	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_C = +125^\circ\text{C}$	-	-	-1000	$\mu\text{A}$	
On-State Drain Current (Note 2) IRF9540, IRF9541 IRF9542, IRF9543	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10\text{V}$	-19 -15	-	-	A A	
Static Drain-Source On-State Resistance (Note 2) IRF9540, IRF9541 IRF9542, IRF9543	r <sub>DS(ON)</sub>	$V_{GS} = -10\text{V}, I_D = -10\text{A}$	-	0.15	0.20	$\Omega$	
			-	0.22	0.30	$\Omega$	
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = -6\text{A}$	5	7	-	S(V)	
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0\text{V}, V_{DS} = -25\text{V}, f = 1.0\text{MHz}$ See Figure 10	-	1100	-	pF	
Output Capacitance	C <sub>OSS</sub>		-	550	-	pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	250	-	pF	
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 0.5 \text{BV}_{DSS}, I_D = -19\text{A}, R_G = 9.1\Omega$ See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	16	20	ns	
Rise Time	t <sub>r</sub>		-	65	100	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	47	70	ns	
Fall Time	t <sub>f</sub>		-	28	70	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>		$V_{GS} = -10\text{V}, I_D = -19\text{A}, V_{DS} = 0.8 \text{Max Rating}$ . See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	70	90	nC
Gate-Source Charge	Q <sub>gs</sub>			-	14	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	56	-	nC	
Internal Drain Inductance	L <sub>D</sub>	Measured from the contact screw on tab to center of die.		-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25") from pkg. to center of die.		-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from pkg. to source bonding pad.		-	7.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	1	$^\circ\text{C/W}$	
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	1.0	-	$^\circ\text{C/W}$	
Junction-to-Ambient	R <sub>θJA</sub>	Typical socket mount	-	-	80	$^\circ\text{C/W}$	

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-19	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	-76	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_C = +25^\circ\text{C}, I_S = -19\text{A}, V_{GS} = 0\text{V}$	-	-	-1.5	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +150^\circ\text{C}, I_F = 19\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	170	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +150^\circ\text{C}, I_F = 19\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	0.8	0	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 25\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 4\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 19\text{A}$  (See Figures 15 and 16)

# IRF9540, IRF9541, IRF9542, IRF9543




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

# IRF9540, IRF9541, IRF9542, IRF9543




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

# IRF9540, IRF9541, IRF9542, IRF9543




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

5  
P-CHANNEL  
POWER MOSFETS

August 1991

### Features


- -3A and -3.5A, -150V and -200V
- $r_{DS(ON)} = 1.5\Omega$  and  $2.4\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF9620, IRF9621, IRF9622 and IRF9623 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	IRF9620	IRF9621	IRF9622	IRF9623	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	-200	-150	-200	-150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	-200	-150	-200	-150	V
Continuous Drain Current						
$T_C = 25^\circ\text{C}$ .....	$I_D$	-3.5	-3.5	-3	-3	A
$T_C = 100^\circ\text{C}$ .....	$I_D$	-2	-2	-1.5	-1.5	A
Pulsed Drain Current (3) .....	$I_{DM}$	-14	-14	-12	-12	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$	40	40	40	40	W
(See Figure 14)						
Linear Derating Factor .....		0.32	0.32	0.32	0.32	W/°C
(See Figure 14)						
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}$	290	290	290	290	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	°C
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	°C
(0.063" (1.6mm) from case for 10s)						

#### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4.  $V_{DD} = 50\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 35.5\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 3.5\text{A}$  (See Figures 15 and 16)

## Specifications IRF9620, IRF9621, IRF9622, IRF9623

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9620, IRF9622 IRF9621, IRF9623	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = -250\mu A$	-200	-	-	V
			-150	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = -20V$	-	-	-500	nA
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = 20V$	-	-	500	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	$\mu A$
On-State Drain Current (Note 2) IRF9620, IRF9621 IRF9622, IRF9623	$I_D(ON)$	$V_{DS} > I_D(ON) \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-3.5	-	-	A
			-3	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9620, IRF9621 IRF9622, IRF9623	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -1.5A$	-	1.0	1.5	$\Omega$
			-	1.5	2.4	$\Omega$
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} > I_D(ON) \times r_{DS(ON)} \text{ Max}, I_D = 1.5A$	1	1.8	-	S( $\ddot{J}$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	350	-	pF
Output Capacitance	$C_{OSS}$	See Figure 10	-	100	-	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	30	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 0.5 BV_{DSS}, I_D = -3.5A, R_G = 50\Omega$	-	30	50	ns
Rise Time	$t_r$	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	50	100	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	80	120	ns
Fall Time	$t_f$		-	50	75	ns
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$	$V_{GS} = -10V, I_D = -3.5A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	16	22	nC
Gate-Source Charge	$Q_{gs}$		-	9	-	nC
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	7	-	nC
Internal Drain Inductance	$L_D$	Measured from the contact screw on tab to center of die.	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25") from pkg. to center of die.	-	4.5	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from pkg. to source bonding pad.	-	7.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	3.12	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	1.0	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Typical socket mount	-	-	80	$^\circ\text{C/W}$

**5**  
P-CHANNEL  
POWER MOSFETS



### Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-3.5	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	-14	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_C = +25^\circ\text{C}, I_S = -3.5A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	$t_{rr}$	$T_J = +150^\circ\text{C}, I_F = -3.5A, dI_F/dt = 100A/\mu s$	-	300	-	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +150^\circ\text{C}, I_F = -3.5A, dI_F/dt = 100A/\mu s$	-	1.9	-	$\mu\text{C}$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 35.5\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 3.5A$  (See Figures 15 and 16)

# IRF9620, IRF9621, IRF9622, IRF9623




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.



# IRF9620, IRF9621, IRF9622, IRF9623





Fig. 6 - Typical transconductance vs. drain current.



92GS-44169

Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

# IRF9620, IRF9621, IRF9622, IRF9623




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

August 1991

### Features

- -5.5A and -6.5A, -150V and -200V
- $r_{DS(ON)} = 0.8\Omega$  and  $1.2\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


### Description

The IRF9630, IRF9631, IRF9632 and IRF9633 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRF types are supplied in the JEDEC TO-220AB plastic package.


### Package

TO-220AB  
TOP VIEW



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	IRF9630	IRF9631	IRF9632	IRF9633	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ -200	-150	-200	-150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ -200	-150	-200	-150	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$ .....	$I_D$ -6.5	-6.5	-5.5	-5.5	A
$T_C = 100^\circ\text{C}$ .....	$I_D$ -4.0	-4.0	-3.5	-3.5	A
Pulsed Drain Current (3) .....	$I_{DM}$ -26	-26	-22	-22	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$ 75	75	75	75	W
(See Figure 14)					
Linear Derating Factor .....	0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}$ 500	500	500	500	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4.  $V_{DD} = 50\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 17.55\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 6.5\text{A}$  (See Figures 15 and 16)

# Specifications IRF9630, IRF9631, IRF9632, IRF9633


**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9630, IRF9632 IRF9631, IRF9633	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = -250\mu A$	-200 -150	-	-	V V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	$\mu A$
On-State Drain Current (Note 2) IRF9630, IRF9631 IRF9632, IRF9633	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-6.5	-	-	A
			-5.5	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9630, IRF9631 IRF9632, IRF9633	r <sub>DS(ON)</sub>	$V_{GS} = -10V, I_D = -3.5A$	-	0.5	0.8	$\Omega$
			-	0.8	1.2	$\Omega$
			-	-	-	-
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 3.5A$	2.2	3.5	-	S(V)
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	550	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	170	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	50	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 0.5 BV_{DSS}, I_D = -6.5A, R_G = 50\Omega$	-	30	50	ns
Rise Time	t <sub>r</sub>	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	50	100	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	50	100	ns
Fall Time	t <sub>f</sub>		-	40	80	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = -10V, I_D = -6.5A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	31	45	nC
Gate-Source Charge	Q <sub>gs</sub>		-	18	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	13	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the contact screw on tab to center of die.	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25") from pkg. to center of die.	-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 6mm (0.25") from pkg. to source bonding pad.	-	7.5	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	1.67	$^\circ\text{C/W}$
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	1.0	-	$^\circ\text{C/W}$
Junction-to-Ambient	R <sub>θJA</sub>	Typical socket mount	-	-	80	$^\circ\text{C/W}$



## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-6.5	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	-26	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_C = +25^\circ\text{C}, I_S = -6.5A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +150^\circ\text{C}, I_F = -6.5A, dI_F/dt = 100A/\mu s$	-	400	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +150^\circ\text{C}, I_F = -6.5A, dI_F/dt = 100A/\mu s$	-	2.6	-	$\mu C$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-



NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
 2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$   
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)  
 4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 17.75\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 6.5A$  (See Figures 15 and 16)

# IRF9630, IRF9631, IRF9632, IRF9633




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

5  
P-CHANNEL  
POWER MOSFETS

# IRF9630, IRF9631, IRF9632, IRF9633




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

August 1991

### Features


- -9A and -11A, -150V and -200V
- $r_{DS(ON)} = 0.5\Omega$  and  $0.7\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRF9640, IRF9641, IRF9642 and IRF9643 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

### Package

 TO-220AB  
TOP VIEW


### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	IRF9640	IRF9641	IRF9642	IRF9643	UNITS
Drain-Source Voltage (1) . . . . . $V_{DS}$	-200	-150	-200	-150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) . . . . . $V_{DGR}$	-200	-150	-200	-150	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$ . . . . . $I_D$	-11	-11	-9	-9	A
$T_C = 100^\circ\text{C}$ . . . . . $I_D$	-7	-7	-6	-6	A
Pulsed Drain Current (3) . . . . . $I_{DM}$	-44	-44	-36	-36	A
Gate-Source Voltage . . . . . $V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation . . . . . $P_D$	125	125	125	125	W
(See Figure 14)					
Linear Derating Factor . . . . .	1	1	1	1	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4) . . . . . $E_{AS}$	790	790	790	790	mJ
Operating and Storage Junction . . . . . $T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering . . . . . $T_L$	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
- $V_{DD} = 50\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 9.8\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 11\text{A}$  (See Figures 15 and 16)




# Specifications IRF9640, IRF9641, IRF9642, IRF9643

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9640, IRF9642 IRF9641, IRF9643	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = -250\mu A$	-200	-	-	V
			-150	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = -20V$	-	-	-500	nA
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = 20V$	-	-	500	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	$\mu A$
On-State Drain Current (Note 2) IRF9640, IRF9641 IRF9642, IRF9643	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-11	-	-	A
			-9	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9640, IRF9641 IRF9642, IRF9643	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -6A$	-	0.35	0.5	$\Omega$
			-	0.55	0.7	$\Omega$
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = -6A$	4	6	-	S( $\Omega$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$ See Figure 10	-	1100	-	pF
Output Capacitance	$C_{OSS}$		-	375	-	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	150	-	pF
Turn-On Delay Time	$t_{d(ON)}$		$V_{DD} = 0.5 BV_{DSS}, I_D = -11A, R_G = 9.1\Omega$ See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	18	22
Rise Time	$t_r$		-	45	68	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	75	90	ns
Fall Time	$t_f$		-	29	44	ns
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$	$V_{GS} = -10V, I_D = -11A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	70	90	nC
Gate-Source Charge	$Q_{gs}$		-	55	-	nC
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	15	-	nC
Internal Drain Inductance	$L_D$	Measured from the contact screw on tab to center of die.	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25") from pkg. to center of die.	-	4.5	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from pkg. to source bonding pad.	-	7.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	1	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	1.0	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Typical socket mount	-	-	80	$^\circ\text{C/W}$

5  
P-CHANNEL  
POWER MOSFETS



## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-11	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	-44	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_C = +25^\circ\text{C}, I_S = -11A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	$t_{rr}$	$T_J = +150^\circ\text{C}, I_F = -11A, dI_F/dt = 100A/\mu s$	-	300	-	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +150^\circ\text{C}, I_F = -11A, dI_F/dt = 100A/\mu s$	-	1.9	-	$\mu C$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 9.8\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 11A$  (See Figures 15 and 16)

# IRF9640, IRF9641, IRF9642, IRF9643




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

# IRF9640, IRF9641, IRF9642, IRF9643




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRF9640, IRF9641, IRF9642, IRF9643




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

August 1991

### Features

- -0.6A and -0.7V, -60V and -100V
- $r_{DS(ON)} = 1.2\Omega$  and  $1.6\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


### Description

The IRFD9110 and IRFD9113 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFD types are supplied in the 4-Pin dual-in-line plastic package.


### Package

4-PIN DUAL-IN-LINE  
TOP VIEW



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	IRFD9110	IRFD9113	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	-100	-60	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	-100	-60	V
Continuous Drain Current $T_C = 25^\circ\text{C}$ .....	$I_D$	-0.7	-0.6	A
Pulsed Drain Current .....	$I_{DM}$	-3.0	-2.5	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$	1.0	1.0	W
(See Figure 13)				
Linear Derating Factor .....	0.008	0.008	W/ $^\circ\text{C}$	
(See Figure 13)				
Single Pulse Avalanche Energy Rating (3) .....	$E_{AS}$	190	190	mJ
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s) .....	$T_L$	300	300	$^\circ\text{C}$


#### NOTES:

1.  $T_J = 25^\circ\text{C}$  to  $150^\circ\text{C}$
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
3.  $V_{DD} = 25\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 582\text{mh}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 0.7\text{A}$   
(See Figures 14 and 15)

# Specifications IRFD9110, IRFD9113

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFD9110 IRFD9113	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = -250\mu A$	-100	-	-	V
			-60	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	$\mu A$
On-State Drain Current (Note 2) IRFD9110 IRFD9113	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-0.7	-	-	A
			-0.6	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFD9110 IRFD9113	r <sub>DS(ON)</sub>	$V_{GS} = -10V, I_D = -0.3A$	-	1.0	1.2	$\Omega$
			-	1.2	1.6	$\Omega$
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} \leq 50V, I_D = -0.6A$	0.59	0.88	-	S( $\bar{V}$ )
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	180	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 9	-	85	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	30	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 0.5, I_D = 0.7A, R_G = 9.1\Omega$	-	15	30	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature.)	-	30	60	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	20	40	ns
Fall Time	t <sub>f</sub>		-	20	40	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = -10V, I_D = -0.7A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit.	-	11	15	nC
Gate-Source Charge	Q <sub>gs</sub>	(Gate charge is essentially independent of operating temperature.)	-	5.7	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	5.3	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 2.0mm (0.08") from header to center of die	-	4.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 2.0mm (0.08") from header to source bonding pad.	-	6.0	-	nH
Junction-to-Ambient	R <sub>θJA</sub>	Typical socket mount	-	-	120	$^\circ\text{C/W}$



## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-0.7	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	-3.0	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_C = +25^\circ\text{C}, I_S = -0.7A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +150^\circ\text{C}, I_F = -0.7A, dI_F/dt = 100A/\mu s$	-	120	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +150^\circ\text{C}, I_F = -0.7A, dI_F/dt = 100A/\mu s$	-	6.0	-	$\mu C$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3.  $V_{DD} = 25V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 582\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 0.7A$  (See Figures 14 and 15)

# IRFD9110, IRFD9113




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Typical Transconductance Vs. Drain Current






Fig. 6 - Typical Source-Drain Diode Forward Voltage

# IRFD9110, IRFD9113




92CS-43271

Fig. 7 - Breakdown Voltage Vs. Temperature




92CS-43283

Fig. 8 - Normalized On-Resistance Vs. Temperature




92CS-43273

Fig. 9 - Typical Capacitance Vs. Drain-to-Source Voltage




92CS-43284

Fig. 10 - Typical Gate Charge Vs. Gate-to-Source Voltage



92CS-43285

Fig. 11 - Typical On-Resistance Vs. Drain Current



92CS-43286

Fig. 12 - Maximum Drain Current Vs. Case Temperature



# IRFD9110, IRFD9113




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14 - Unclamped Inductive Test Circuit




Fig. 15 - Unclamped Inductive Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

5  
P-CHANNEL  
POWER MOSFETS

August 1991

### Features

- -1.0A and -0.8V, -60V and -100V
- $r_{DS(ON)} = 0.6\Omega$  and  $0.8\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


### Description

The IRFD9120 and IRFD9123 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFD types are supplied in the 4-Pin dual-in-line plastic package.


### Package

4-PIN DUAL-IN-LINE  
TOP VIEW



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	IRFD9120	IRFD9123	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	-100	-60	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	-100	-60	V
Continuous Drain Current $T_C = 25^\circ\text{C}$ .....	$I_D$	-1.0	-0.8	A
Pulsed Drain Current (3) .....	$I_{DM}$	-8.0	-6.4	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$	1.0	1.0	W
(See Figure 13)				
Linear Derating Factor .....		0.008	0.008	W/ $^\circ\text{C}$
(See Figure 13)				
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}$	370	370	mJ
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s) .....	$T_L$	300	300	$^\circ\text{C}$

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$


2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 25\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 555\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 1.0\text{A}$   
(See Figures 14 and 15)

# Specifications IRFD9120, IRFD9123

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFD9120	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = -250 $\mu$ A	-100	-	-	V
IRFD9123			-60	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 $\mu$ A	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	-250	$\mu$ A
		V <sub>DS</sub> = Max Rating $\times$ 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = +125 $^\circ$ C	-	-	-1000	$\mu$ A
On-State Drain Current (Note 2) IRFD9120	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> $\times$ r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = -10V	-1.0	-	-	A
IRFD9123			-0.08	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFD9120	r <sub>DS(ON)</sub>	V <sub>GS</sub> = -10V, I <sub>D</sub> = -0.8A	-	0.5	0.6	$\Omega$
IRFD9123			-	0.6	0.8	$\Omega$
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> $\leq$ 50V, I <sub>D</sub> = -0.8A	0.8	1.2	-	S( $\Omega$ )
Input Capacitance	C <sub>iSS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = -25V, f = 1.0MHz	-	300	-	pF
Output Capacitance	C <sub>oss</sub>	See Figure 9	-	200	-	pF
Reverse Transfer Capacitance	C <sub>rSS</sub>		-	50	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 0.5, I <sub>D</sub> = 1.0A, R <sub>G</sub> = 9.1 $\Omega$	-	25	50	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature.)	-	50	100	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	50	100	ns
Fall Time	t <sub>f</sub>		-	50	100	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = -10V, I <sub>D</sub> = -1.0A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit.	-	16	20	nC
Gate-Source Charge	Q <sub>gs</sub>	(Gate charge is essentially independent of operating temperature.)	-	9	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	7	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 2.0mm (0.08") from header to center of die	-	4.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 2.0mm (0.08") from header to source bonding pad.	-	6.0	-	nH
		Modified MOSFET symbol showing the internal device inductances.				
Junction-to-Ambient	R <sub>θJA</sub>	Typical socket mount	-	-	120	$^\circ\text{C}/\text{W}$

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-1.0	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	-8.0	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>C</sub> = +25 $^\circ$ C, I <sub>S</sub> = -1.0A, V <sub>GS</sub> = 0V	-	-	-1.5	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +150 $^\circ$ C, I <sub>F</sub> = -4.0A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	-	150	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +150 $^\circ$ C, I <sub>F</sub> = -4.0A, dI <sub>F</sub> /dt = 100A/ $\mu$ s	-	0.9	-	$\mu$ C
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25 $^\circ$ C to +150 $^\circ$ C

2. Pulse Test: Pulse width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V<sub>DD</sub> = 25V, Start T<sub>J</sub> = +25 $^\circ$ C, L = 555mH, R<sub>G</sub> = 25 $\Omega$ , Peak I<sub>L</sub> = 1.0A (See Figures 14 and 15)

# IRFD9120, IRFD9123




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Typical transconductance vs. drain current.




Fig. 6 - Typical source-drain diode forward voltage.

# IRFD9120, IRFD9123




Fig. 7 - Breakdown voltage vs. temperature.




Fig. 8 - Normalized on-resistance vs. temperature.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Typical gate charge vs. gate-to-source voltage.




Fig. 11 - Typical on-resistance vs. drain current.




Fig. 12 - Maximum drain current vs. case temperature.

# IRFD9120, IRFD9123




Fig. 13 - Power vs. temperature derating curve.




Fig. 14 - Unclamped inductive test circuit.




Fig. 15 - Unclamped inductive waveforms.




Fig. 16 - Switching time test circuit.




Fig. 17 - Gate charge test circuit.

August 1991

### Features

- -0.45A and -0.6V, -150V and -200V
- $r_{DS(ON)} = 1.5\Omega$  and  $2.4\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFD9220 and IRFD9223 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFD types are supplied in the 4-Pin dual-in-line plastic package.


### Package

4-PIN DUAL-IN-LINE  
TOP VIEW



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified


	IRFD9220	IRFD9223	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	-200	-150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	-200	-150	V
Continuous Drain Current				
$T_C = 25^\circ\text{C}$ .....	$I_D$	-0.6	-0.45	A
Pulsed Drain Current (3) .....	$I_{DM}$	-4.8	-3.6	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$	1.0	1.0	W
(See Figure 13)				
Linear Derating Factor .....		0.008	0.008	W/ $^\circ\text{C}$
(See Figure 13)				
Single Pulse Avalanche Energy Rating (4) .....	$E_{AS}$	290	290	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range				
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)				

#### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
- $V_{DD} = 25\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 1210\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 0.6\text{A}$  (See Figures 14 and 15)

# Specifications IRFD9220, IRFD9223

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFD9220	$BV_{DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	-200	-	-	V
IRFD9223			-150	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = -20V$	-	-	-500	nA
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = 20V$	-	-	500	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	$\mu A$
On-State Drain Current (Note 2) IRFD9220	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-0.6	-	-	A
			IRFD9223	-0.45	-	-
Static Drain-Source On-State Resistance (Note 2) IRFD9220	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -0.3A$	-	1.0	1.5	$\Omega$
			IRFD9223	-	1.5	2.4
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} \leq 50V, I_D = -0.3A$	0.6	1.0	-	S( $\Omega$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	350	-	pF
Output Capacitance	$C_{OSS}$	See Figure 9	-	100	-	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	30	-	pF
Turn-On Delay Time	$t_d(ON)$	$V_{DD} = 0.5, I_D = 0.6A, R_G = 9.1\Omega$	-	15	40	ns
Rise Time	$t_r$	See Figure 16. (MOSFET switching times are essentially independent of operating temperature.)	-	25	50	ns
Turn-Off Delay Time	$t_d(OFF)$		-	80	120	ns
Fall Time	$t_f$		-	50	75	ns
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$	$V_{GS} = -10V, I_D = -0.6A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	16	22	nC
Gate-Source Charge	$Q_{gs}$		-	10	-	nC
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	4	-	nC
Internal Drain Inductance	$L_D$	Measured from the drain lead, 2.0mm (0.08") from header to center of die	-	4.0	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 2.0mm (0.08") from header to source bonding pad.	-	6.0	-	nH
						
Junction-to-Ambient	$R_{\theta JA}$	Typical socket mount	-	-	120	$^\circ\text{C/W}$

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-0.6	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	-4.8	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_C = +25^\circ\text{C}, I_S = -0.6A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	$t_{rr}$	$T_J = +150^\circ\text{C}, I_F = -0.6A, dI_F/dt = 100A/\mu s$	-	150	-	ns
Reverse Recovered Charge	$Q_{RR}$	$T_J = +150^\circ\text{C}, I_F = -0.6A, dI_F/dt = 100A/\mu s$	-	0.5	-	$\mu C$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 25V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 1210\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 0.6A$  (See Figures 14 and 15)



# IRFD9220, IRFD9223




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Typical transconductance vs. drain current.




Fig. 6 - Typical source-drain diode forward voltage.

# IRFD9220, IRFD9223




Fig. 7 - Breakdown voltage vs. temperature.




Fig. 8 - Normalized on-resistance vs. temperature.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Typical gate charge vs. gate-to-source voltage.




Fig. 11 - Typical on-resistance vs. drain current.




Fig. 12 - Maximum drain current vs. case temperature.






Fig. 13 - Power vs. temperature derating curve.




92CS-43278

Fig. 14 - Unclamped inductive test circuit.




92CS-43279

Fig. 15 - Unclamped inductive waveforms.



92CS-43280

Fig. 16 - Switching time test circuit.



92CS-43281

Fig. 17 - Gate charge test circuit.



# HARRIS

# IRFF9120, IRFF9121 IRFF9122, IRFF9123

## Avalanche Energy Rated P-Channel Power MOSFETs

August 1991

### Features


- -3.5A and -4A, -60V and -100V
- $r_{DS(ON)} = 0.60\Omega$  and  $0.80\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFF9120, IRFF9121, IRFF9122 and IRFF9123 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

### Package



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified


	IRFF9120	IRFF9121	IRFF9122	IRFF9123	UNITS
Drain-Source Voltage (1) . . . . .	$V_{DS}$ -100	-60	-100	-60	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) . . . . .	$V_{DGR}$ -100	-60	-100	-60	V
Continuous Drain Current $T_C = 25^\circ\text{C}$ . . . . .	$I_D$ -4	-4	-3.5	-3.5	A
Pulsed Drain Current (3) . . . . .	$I_{DM}$ -16	-16	-14	-14	A
Gate-Source Voltage . . . . .	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation . . . . . (See Figure 14)	$P_D$ 20	20	20	20	W
Linear Derating Factor . . . . . (See Figure 14)	0.16	0.16	0.16	0.16	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4) . . . . .	$E_{as}$ 370	370	370	370	mJ
Operating and Storage Junction . . . . . Temperature Range	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering . . . . . (0.063" (1.6mm) from case for 10s)	$T_L$ 300	300	300	300	$^\circ\text{C}$

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4.  $V_{DD} = 25\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 34.7\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 4.0\text{A}$   
(See Figures 15 and 16)

# Specifications IRFF9120, IRFF9121, IRFF9122, IRFF9123

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFF9120, IRFF9122 IRFF9121, IRFF9123	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = -250μA	-100	-	-	V	
			-60	-	-	V	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250μA	-2.0	-	-4.0	V	
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-100	nA	
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	-250	μA	
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = +125°C	-	-	-1000	μA	
On-State Drain Current (Note 2) IRFF9120, IRFF9121 IRFF9122, IRFF9123	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> × r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = -10V	-4	-	-	A	
			-3.5	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFF9120, IRFF9121 IRFF9122, IRFF9123	r <sub>DS(ON)</sub>	V <sub>GS</sub> = -10V, I <sub>D</sub> = -2A	-	0.5	0.6	Ω	
			-	0.6	0.8	Ω	
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> ≥ I <sub>D(ON)</sub> × r <sub>DS(ON)</sub> Max, I <sub>D</sub> = -2A	1.25	2	-	S(Ω)	
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = -25V, f = 1.0MHz	-	300	-	pF	
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	200	-	pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	50	-	pF	
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 0.5 BV <sub>DSS</sub> , I <sub>D</sub> = -4A, R <sub>G</sub> = 9.1Ω See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	25	50	ns	
Rise Time	t <sub>r</sub>		-	50	100	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	50	100	ns	
Fall Time	t <sub>f</sub>		-	50	100	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>		V <sub>GS</sub> = -10V, I <sub>D</sub> = -4A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	16	22	nC
Gate-Source Charge	Q <sub>gs</sub>		-	9	-	nC	
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	7	-	nC	
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 5mm (0.2") from header to center of die.	Modified MOSFET symbol showing the internal device inductances.		-	5.0	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 5mm (0.2") from header to source bonding pad.			-	15	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	6.25	°C/W	
Junction-to-Ambient	R <sub>θJA</sub>	Typical socket mount	-	-	175	°C/W	

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-4	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	-16	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>C</sub> = +25°C, I <sub>S</sub> = -4A, V <sub>GS</sub> = 0V	-	-	-1.5	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = 4A, dI <sub>F</sub> /dt = 100A/μs	-	230	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = -4A, dI <sub>F</sub> /dt = 100A/μs	-	1.3	-	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V<sub>DD</sub> = 25V, Start T<sub>J</sub> = +25°C, L = 34.7mH, R<sub>G</sub> = 25Ω, Peak I<sub>L</sub> = 4A (See Figures 15 and 16)

# IRFF9120, IRFF9121, IRFF9122, IRFF9123




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

# IRFF9120, IRFF9121, IRFF9122, IRFF9123




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

# IRFF9120, IRFF9121, IRFF9122, IRFF9123




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.





HARRIS

# IRFF9130, IRFF9131 IRFF9132, IRFF9133

Avalanche Energy Rated  
P-Channel Power MOSFETs

August 1991

### Features


- -5.5A and -6.5A, -60V and -100V
- $r_{DS(ON)} = 0.30\Omega$  and  $0.40\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFF9130, IRFF9131, IRFF9132 and IRFF9133 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

### Package



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	IRFF9130	IRFF9131	IRFF9132	IRFF9133	UNITS
Drain-Source Voltage (1) .....	-100	-60	-100	-60	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	-100	-60	-100	-60	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$ .....	-6.5	-6.5	-5.5	-5.5	A
Pulsed Drain Current (3) .....	-26	-26	-22	-22	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	25	25	25	25	W
(See Figure 14)					
Linear Derating Factor .....	0.2	0.2	0.2	0.2	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4) .....	500	500	500	500	mJ
Operating and Storage Junction Temperature Range .....	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4.  $V_{DD} = 25\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 17.75\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 6.5\text{A}$  (See Figures 15 and 16)

5  
P-CHANNEL  
POWER MOSFETS

# Specifications IRFF9130, IRFF9131, IRFF9132, IRFF9133

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFF9130, IRFF9132 IRFF9131, IRFF9133	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = -250\mu A$	-100	-	-	V	
			-60	-	-	V	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V	
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-100	nA	
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	$\mu A$	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	$\mu A$	
On-State Drain Current (Note 2) IRFF9130, IRFF9131 IRFF9132, IRFF9133	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-6.5	-	-	A	
			-5.5	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFF9130, IRFF9131 IRFF9132, IRFF9133	r <sub>DS(ON)</sub>	$V_{GS} = -10V, I_D = -3A$	-	0.25	0.3	$\Omega$	
			-	0.3	0.4	$\Omega$	
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} \geq I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = -3A$	2.5	3.5	-	S( $\bar{V}$ )	
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	500	-	pF	
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	300	-	pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	100	-	pF	
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 0.5 BV_{DSS}, I_D = -6.5A, R_G = 9.1\Omega$	-	30	60	ns	
Rise Time	t <sub>r</sub>	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	70	140	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	70	140	ns	
Fall Time	t <sub>f</sub>		-	70	140	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = -10V, I_D = -6.5A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	25	45	nC	
Gate-Source Charge	Q <sub>gs</sub>		-	13	-	nC	
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	12	-	nC	
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 5mm (0.2") from header to center of die.	Modified MOSFET symbol showing the internal device inductances.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 5mm (0.2") from header to source bonding pad.		-	15	-	nH
Junction-to-Case	R <sub>θJC</sub>			-	-	5.0	$^\circ\text{C/W}$
Junction-to-Ambient	R <sub>θJA</sub>	Typical socket mount		-	-	175	$^\circ\text{C/W}$

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-6.5	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	-26	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_C = +25^\circ\text{C}, I_S = -6.5A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +150^\circ\text{C}, I_F = -6.5A, dI_F/dt = 100A/\mu s$	-	300	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +150^\circ\text{C}, I_F = -6.5A, dI_F/dt = 100A/\mu s$	-	1.8	-	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 25V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 17.75\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 6.5A$  (See Figures 15 and 16)

# IRFF9130, IRFF9131, IRFF9132, IRFF9133




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

5  
P-CHANNEL  
POWER MOSFETS

IRFF9130, IRFF9131, IRFF9132, IRFF9133




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage

# IRFF9130, IRFF9131, IRFF9132, IRFF9133




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14 - Power Vs. Temperature Derating Curve




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Switching Time Test Circuit




Fig. 18 - Gate Charge Test Circuit

5  
P-CHANNEL  
POWER MOSFETS



HARRIS

# IRFF9220, IRFF9221 IRFF9222, IRFF9223

Avalanche Energy Rated  
P-Channel Power MOSFETs

August 1991

### Features


- -2A and -2.5A, -150V and -200V
- $r_{DS(ON)} = 1.50\Omega$  and  $2.40\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFF9220, IRFF9221, IRFF9222 and IRFF9223 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

### Package



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified


	IRFF9220	IRFF9221	IRFF9222	IRFF9223	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	-200	-150	-200	-150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	-200	-150	-200	-150	V
Continuous Drain Current						
$T_C = 25^\circ\text{C}$ .....	$I_D$	-2.5	-2.5	-2.0	-2.0	A
Pulsed Drain Current (3) .....	$I_{DM}$	-10	-10	-8	-8	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$	20	20	20	20	W
(See Figure 14)						
Linear Derating Factor .....		0.16	0.16	0.16	0.16	W/°C
(See Figure 14)						
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}$	290	290	290	290	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	°C
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	°C
(0.063" (1.6mm) from case for 10s)						

### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4.  $V_{DD} = 50\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 69.6\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 2.5\text{A}$  (See Figures 15 and 16)


# Specifications IRFF9220, IRFF9221, IRFF9222, IRFF9223

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFF9220, IRFF9222 IRFF9221, IRFF9223	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = -250μA	-200	-	-	V
			-150	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250μA	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-100	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	-250	μA
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = +125°C	-	-	-1000	μA
On-State Drain Current (Note 2) IRFF9220, IRFF9221 IRFF9222, IRFF9223	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = -10V	-2.5	-	-	A
			-2.0	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFF9220, IRFF9221 IRFF9222, IRFF9223	r <sub>DS(ON)</sub>	V <sub>GS</sub> = -10V, I <sub>D</sub> = 1.5A	-	1.0	1.5	Ω
			-	1.5	2.4	Ω
Forward Transconductance (Note 2)	g <sub>ts</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, I <sub>D</sub> = 1.5A	1	1.8	-	S(Ω)
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = -25V, f = 1.0MHz	-	350	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 10	-	100	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	30	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 0.5 BV <sub>DSS</sub> , I <sub>D</sub> = -2.5A, R <sub>G</sub> = 9.1Ω	-	15	40	ns
Rise Time	t <sub>r</sub>	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	25	50	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	80	120	ns
Fall Time	t <sub>f</sub>		-	50	75	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = -10V, I <sub>D</sub> = -2.5V <sub>DS</sub> = 0.8 Max Rating. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	16	22	nC
Gate-Source Charge	Q <sub>gs</sub>		-	9	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	7	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 5mm (0.2") from header to center of die.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 5mm (0.2") from header to source bonding pad.	-	15	-	nH
						
Junction-to-Case	R <sub>θJC</sub>		-	-	6.25	°C/W
Junction-to-Ambient	R <sub>θJA</sub>	Typical socket mount	-	-	175	°C/W

5  
P-CHANNEL  
POWER MOSFETS

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-2.5	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	-10	A
						
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>C</sub> = +25°C, I <sub>S</sub> = -2.5A, V <sub>GS</sub> = 0V.	-	-	-1.5	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = -2.5A, dI <sub>F</sub> /dt = 100A/μs	-	300	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = -2.5A, dI <sub>F</sub> /dt = 100A/μs	-	1.9	-	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs,  
Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Thermal Impedance Curve (Figure 5)

4. V<sub>DD</sub> = 50V, Start T<sub>J</sub> = +25°C, L = 69.6mH, R<sub>G</sub> = 25Ω, Peak I<sub>L</sub> = 2.5A (See Figures 15 and 16)

# IRFF9220, IRFF9221, IRFF9222, IRFF9223




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.



# IRFF9220, IRFF9221, IRFF9222, IRFF9223




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

5  
P-CHANNEL  
POWER MOSFETS

# IRFF9220, IRFF9221, IRFF9222, IRFF9223




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.



**HARRIS**

# IRFF9230, IRFF9231 IRFF9232, IRFF9233

**Avalanche Energy Rated  
P-Channel Power MOSFETs**

August 1991

### Features


- -3.5A and -4.0A, -150V and -200V
- $r_{DS(ON)} = 0.8\Omega$  and  $1.20\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFF9230, IRFF9231, IRFF9232 and IRFF9233 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

### Package



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	IRFF9230	IRFF9231	IRFF9232	IRFF9233	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ -200	-150	-200	-150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ -200	-150	-200	-150	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$ .....	$I_D$ -4.0	-4.0	-3.5	-3.5	A
Pulsed Drain Current (3) .....	$I_{DM}$ -16	-16	-14	-14	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$ 25	25	25	25	W
(See Figure 14)					
Linear Derating Factor .....	0.2	0.2	0.2	0.2	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}$ 500	500	500	500	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


### NOTES:

- $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
- $V_{DD} = 50\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 46.9\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 4.0\text{A}$  (See Figures 15 and 16)

**5**  
P-CHANNEL  
POWER MOSFETS

# Specifications IRFF9230, IRFF9231, IRFF9232, IRFF9233

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFF9230, IRFF9232 IRFF9231, IRFF9233	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = -250\mu A$	-200	-	-	V
			-150	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	$V_{GS} = -20V$	-	-	-100	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	$V_{GS} = 20V$	-	-	100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	$\mu A$
On-State Drain Current (Note 2) IRFF9230, IRFF9231 IRFF9232, IRFF9233	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-4.0	-	-	A
			-3.5	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFF9230, IRFF9231 IRFF9232, IRFF9233	r <sub>DS(ON)</sub>	$V_{GS} = -10V, I_D = -2.0A$	-	0.5	0.8	$\Omega$
			-	0.8	1.2	$\Omega$
Forward Transconductance (Note 2)	g <sub>fs</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = -2.0A$	2.2	3.5	-	S(Ω)
Input Capacitance	C <sub>iSS</sub>	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	550	-	pF
Output Capacitance	C <sub>oSS</sub>	See Figure 10	-	170	-	pF
Reverse Transfer Capacitance	C <sub>rSS</sub>		-	50	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 0.5 BV_{DSS}, I_D = -4.0A, R_G = 9.1\Omega$	-	30	50	ns
Rise Time	t <sub>r</sub>	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	50	100	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	50	100	ns
Fall Time	t <sub>f</sub>		-	40	80	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	$V_{GS} = -10V, I_D = -4.0V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	31	45	nC
Gate-Source Charge	Q <sub>gs</sub>		-	18	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	13	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 5mm (0.2") from header to center of die.	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 5mm (0.2") from header to source bonding pad.	-	15	-	nH
						
Junction-to-Case	R <sub>θJC</sub>		-	-	5.0	$^\circ\text{C/W}$
Junction-to-Ambient	R <sub>θJA</sub>	Typical socket mount	-	-	175	$^\circ\text{C/W}$

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-4.0	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	-16	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_C = +25^\circ\text{C}, I_S = -4.0A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = +150^\circ\text{C}, I_F = -4.0A, dI_F/dt = 100A/\mu s$	-	400	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +150^\circ\text{C}, I_F = -4.0A, dI_F/dt = 100A/\mu s$	-	2.6	-	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 46.9\text{nH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 4.0A$  (See Figures 15 and 16)

# IRFF9230, IRFF9231, IRFF9232, IRFF9233




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-

# IRFF9230, IRFF9231, IRFF9232, IRFF9233




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.






Fig. 11 - Typical gate charge vs. gate-to-source voltage.

# IRFF9230, IRFF9231, IRFF9232, IRFF9233




92CS-43316

Fig. 12 - Typical on-resistance vs. drain current.




92CS-44119

Fig. 13 - Maximum drain current vs. case temperature.




92CS-43300

Fig. 14 - Power vs. temperature derating curve.



92CS-43278

Fig. 15 - Unclamped inductive test circuit.



92CS-43279

Fig. 16 - Unclamped inductive waveforms.





Fig. 17 - Switching time test circuit.



92CS-43323

Fig. 18 - Gate charge test circuit.

May 1992

### Features


- -19A and -16A, -60V and -100V
- $r_{DS(ON)} = 0.20\Omega$  and  $0.30\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFP9140, IRFP9141, IRFP9142 and IRFP9143 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

### Package

 TO-247  
TOP VIEW


### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFP9140	IRFP9141	IRFP9142	IRFP9143	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ -100	-60	-100	-60	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ -100	-60	-100	-60	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$ .....	$I_D$ -19	-19	-16	-16	A
$T_C = 100^\circ\text{C}$ .....	$I_D$ -12	-12	-10	-10	A
Pulsed Drain Current (3) .....	$I_{DM}$ -76	-76	-64	-64	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$ 150	150	150	150	W
(See Figure 14)					
Linear Derating Factor .....	1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}$ 960	960	960	960	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4.  $V_{DD} = 50\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 4.2\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 19\text{A}$   
(See Figures 15 and 16)




# Specifications IRFP9140, IRFP9141, IRFP9142, IRFP9143

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFP9140, IRFP9142 IRFP9141, IRFP9143	$BV_{DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	-100	-	-	V
			-60	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = 20V$	-	-	100	nA
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = -20V$	-	-	-100	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	$\mu A$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	$\mu A$
On-State Drain Current (Note 2) IRFP9140, IRFP9141 IRFP9142, IRFP9143	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-19	-	-	A
			-16	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFP9140, IRFP9141 IRFP9142, IRFP9143	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -10A$	-	0.14	0.20	$\Omega$
			-	0.20	0.30	$\Omega$
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} \leq -50V, I_D = -10A$	5.3	7.9	-	S( $\Omega$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	1200	-	pF
Output Capacitance	$C_{OSS}$	See Figure 10	-	570	-	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	160	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = -50V, I_D = -19A, R_G = 9.1\Omega$ See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	16	20	ns
Rise Time	$t_r$		-	65	100	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	47	70	ns
Fall Time	$t_f$		-	28	70	ns
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$		$V_{GS} = -10V, I_D = -19A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	37	55
Gate-Source Charge	$Q_{gs}$		-	8.7	-	nC
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	22	-	nC
Internal Drain Inductance	$L_D$	Measured between contact screw on header that is closer to source & gate pins & center of die.	-	5.0	-	nH
Internal Source Inductance	$L_S$	Measured from the source pin, 6mm (0.25") from header & source bonding pad.	-	13	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	0.83	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Free Air Operation	-	-	30	$^\circ\text{C/W}$

5  
P-CHANNEL  
POWER MOSFETS



## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-19	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	-76	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_J = +25^\circ\text{C}, I_S = -19A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	$t_{rr}$	$T_J = +25^\circ\text{C}, I_F = -18A, dI_F/dt = 100A/\mu s$	-	210	-	ns
Reverse Recovered Charge	$Q_{RR}$		-	2.0	-	$\mu C$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 4.2\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 19A$  (See Figures 15 and 16)

# IRFP9140, IRFP9141, IRFP9142, IRFP9143




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

# IRFP9140R, IRFP9141R, IRFP9142R, IRFP9143R




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

# IRFP9140, IRFP9141, IRFP9142, IRFP9143




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

August 1991

### Features

- -25A, -60V and -100V
- $r_{DS(ON)} = 0.150\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


### Description

The IRFP9150 and IRFP9151 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The P-channel IRFP9150 is an approximate electrical complement to the N-channel IRF9150.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

### Package

 TO-247  
TOP VIEW


### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	IRFP9150	IRFP9151	UNITS	
Drain-Source Voltage .....	$V_{DS}$	-100	-60	V
Continuous Drain Current				
$T_C = 25^\circ\text{C}$ .....	$I_D$	-25	-25	A
$T_C = 100^\circ\text{C}$ .....	$I_D$	-18	-18	A
Pulsed Drain Current .....	$I_{DM}$	-100	-100	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$	150	150	W
(See Figure 18)				
Linear Derating Factor .....		1.2	1.2	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (3) .....	$E_{AS}$	1300	1300	mJ
(See Figure 14)				
Avalanche Current (Repetitive or Nonrepetitive) .....	$I_{AR}$	-25	-25	A
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range				
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)				

#### NOTES:

1. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
2. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
3.  $V_{DD} = 25\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 3.2\text{mhy}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 25\text{A}$  (See Figures 14 and 15)

## Specifications IRFP9150, IRFP9151

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFP9150 IRFP9151	BV <sub>DSS</sub>	$V_{GS} = 0\text{V}, I_D = -250\mu\text{A}$	-100	-	-	V
			-60	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = -20\text{V}$	-	-	-100	nA
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = 20\text{V}$	-	-	100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	-250	$\mu\text{A}$
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_C = +125^\circ\text{C}$	-	-	-1000	$\mu\text{A}$
On-State Drain Current (Note 1)	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10\text{V}$	-25	-	-	A
Static Drain-Source On-State Resistance (Note 1)	$r_{DS(ON)}$	$V_{GS} = -10\text{V}, I_D = -10\text{A}$	-	0.09	0.15	$\Omega$
Forward Transconductance (Note 1)	$g_{fs}$	$V_{DS} = -10\text{V}, I_D = -12.5\text{A}$	4	10	-	S
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0\text{V}, V_{DS} = -25\text{V}, f = 1.0\text{MHz}$ See Figure 10	-	2400	-	pF
Output Capacitance	C <sub>OSS</sub>		-	850	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	400	-	pF
Turn-On Delay Time	$t_{d(ON)}$		$V_{DD} = -50\text{V}, I_D = -25\text{A}, R_G = 6.8\Omega, R_D = 2\Omega$ . See Figures 16 and 17. (MOSFET switching times are essentially independent of operating temperature.)	-	16	24
Rise Time	$t_r$		-	110	160	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	65	100	ns
Fall Time	$t_f$		-	46	70	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>		$V_{GS} = -10\text{V}, I_D = -25\text{A}, V_{DS} = 0.8 \text{ Max Rating}$ . See Figures 11 & 19 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	82	120
Gate-Source Charge	Q <sub>gs</sub>		-	14	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	42	-	nC
Internal Drain Inductance	L <sub>D</sub>		Measured between contact screw on header that is closer to source & gate pins & center of die.	-	5.0	-
Internal Source Inductance	L <sub>S</sub>	Measured from the source pin, 6mm (0.25") from header & source bonding pad.	-	13	-	nH
Junction-to-Case	R <sub>θJC</sub>		-	-	0.83	$^\circ\text{C/W}$
Case-to-Sink	R <sub>θCS</sub>	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	R <sub>θJA</sub>	Free Air Operation	-	-	30	$^\circ\text{C/W}$

### Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-25	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	-100	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	$T_J = +25^\circ\text{C}, I_S = 25\text{A}, V_{GS} = 0\text{V}$	-	-0.9	-1.5	V
Reverse Recovery Time	$t_{rr}$	$T_J = +25^\circ\text{C}, I_F = 25\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	150	300	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = +25^\circ\text{C}, I_F = 25\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	0.3	0.7	1.5	$\mu\text{C}$
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$  2. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5) 3.  $V_{DD} = 25\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 3.2\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 25\text{A}$  (See Figures 14 and 15)

# IRFP9150, IRFP9151




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance.

5  
P-CHANNEL  
POWER MOSFETS

# IRFP9150, IRFP9151




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Normalized breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to source voltage.




Fig. 11 - Typical gate charge vs. gate-to source voltage.



# IRFP9150, IRFP9151




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Unclamped inductive test circuit.




Fig. 15 - Unclamped inductive waveforms.




Fig. 16 - Switching time test circuit.




Fig. 17 - Switching time waveforms.




Fig. 18 - Power vs. temperature derating curve.




Fig. 19 - Gate charge test circuit.

May 1992

### Features


- -10A and -12A, -200V and -150V
- $r_{DS(ON)} = 0.50\Omega$  and  $0.7\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFP9240, IRFP9241, IRFP9242 and IRFP9243 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

### Package

 TO-247  
TOP VIEW


### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRFP9240	IRFP9241	IRFP9242	IRFP9243	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	-200	-150	-200	-150	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	-200	-150	-200	-150	V
Continuous Drain Current						
$T_C = 25^\circ\text{C}$ .....	$I_D$	-12	-12	-10	-10	A
$T_C = 100^\circ\text{C}$ .....	$I_D$	-7.5	-7.5	-6.3	-6.3	A
Pulsed Drain Current (3) .....	$I_{DM}$	-48	-48	-40	-40	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$	150	150	150	150	W
(See Figure 14)						
Linear Derating Factor .....		1.2	1.2	1.2	1.2	W/°C
(See Figure 14)						
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}$	790	790	790	790	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	°C
Temperature Range						
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	300	300	°C
(0.063" (1.6mm) from case for 10s)						

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4.  $V_{DD} = 50\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 8.2\text{mH}$ ,  $R_G = 50\Omega$ , Peak  $I_L = 12\text{A}$  (See Figures 15 and 16)

# Specifications IRFP9240, IRFP9241, IRFP9242, IRFP9243

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRFP9240, IRFP9242 IRFP9241, IRFP9243	BV <sub>DSS</sub>	$V_{GS} = 0V, I_D = -250\mu A$	-200	-	-	V		
			-150	-	-	V		
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V		
Gate-Source Leakage Forward	$I_{GSS}$	$V_{GS} = 20V$	-	-	100	nA		
Gate-Source Leakage Reverse	$I_{GSS}$	$V_{GS} = -20V$	-	-	-100	nA		
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	$\mu A$		
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	-1000	$\mu A$		
On-State Drain Current (Note 2) IRFP9240, IRFP9241 IRFP9242, IRFP9243	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-12	-	-	A		
			-10	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRFP9240, IRFP9241 IRFP9242, IRFP9243	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -6.3A$	-	0.38	0.50	$\Omega$		
			-	0.50	0.70	$\Omega$		
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} \leq -50V, I_D = -6.3A$	3.8	5.7	-	S( $\bar{S}$ )		
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	1400	-	pF		
Output Capacitance	$C_{OSS}$	See Figure 10	-	350	-	pF		
Reverse Transfer Capacitance	$C_{RSS}$		-	140	-	pF		
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = -100V, I_D = -12A, R_G = 9.1\Omega$ See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	18	22	ns		
Rise Time	$t_r$		-	45	68	ns		
Turn-Off Delay Time	$t_{d(OFF)}$		-	75	90	ns		
Fall Time	$t_f$		-	29	44	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	$Q_g$	$V_{GS} = -10V, I_D = -12A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	38	57	nC		
Gate-Source Charge	$Q_{gs}$		-	8.0	-	nC		
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	21	-	nC		
Internal Drain Inductance	$L_D$	Measured between contact screw on header that is closer to source & gate pins & center of die.			-	5.0	-	nH
Internal Source Inductance	$L_S$	Measured from the source pin, 6mm (0.25") from header & source bonding pad.			-	12.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	0.83	$^\circ\text{C/W}$		
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$		
Junction-to-Ambient	$R_{\theta JA}$	Free Air Operation	-	-	30	$^\circ\text{C/W}$		

## Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-12	A
Pulse Source Current (Body Diode) (Note 3)	$I_{SM}$		-	-	-48	A
Diode Forward Voltage (Note 2)	$V_{SD}$	$T_J = +25^\circ\text{C}, I_S = -12A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	$t_{rr}$	$T_J = +25^\circ\text{C}, I_F = -11A, di_F/dt = 100A/\mu s$	-	210	-	ns
Reverse Recovered Charge	$Q_{RR}$		-	2.0	-	$\mu C$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .	-	-	-	-

NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$

2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 8.2\text{mH}$ ,  $R_G = 50\Omega$ , Peak  $I_L = 12A$  (See Figures 15 and 16)

# IRFP9240, IRFP9241, IRFP9242, IRFP9243




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

# IRFP9240, IRFP9241, IRFP9242, IRFP9243




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

August 1991

### Features


- 1A, -80V and -100V
- $r_{DS(ON)} = 3.65\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFL1P08 and RFL1P10 are P-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFL series types are supplied in the JEDEC TO-205AF metal package.

### Package



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	RFL1P08	RFL1P10	UNITS
Drain-Source Voltage .....	-80	-100	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	-80	-100	V
Continuous Drain Current			
RMS Continuous .....	1	1	A
Pulsed Drain Current .....	5	5	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	8.33	8.33	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....	0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Junction .....	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range			

## Specifications RFL1P08, RFL1P10

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1P08		RFL1P10		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	$V_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0$	-80	-	-100	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	-2	-4	-2	-4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -65\text{V}$	-	-1	-	-	$\mu\text{A}$
		$V_{DS} = -80\text{V}$	-	-	-	-1	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ $V_{DS} = -65\text{V}$	-	-50	-	-	$\mu\text{A}$
		$V_{DS} = -80\text{V}$	-	-	-	-50	$\text{mA}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	$\pm 100$	-	$\pm 100$	$\text{nA}$
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = -10\text{V}$	-	-3.65	-	-3.65	V
		$I_D = 2\text{A}, V_{GS} = -10\text{V}$	-	-9.3	-	-9.3	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = -10\text{V}$	-	3.65	-	3.65	$\Omega$
Forward Transconductance	$g_{fs}^*$	$I_D = 1\text{A}, V_{DS} = -10\text{V}$	200	-	200	-	$\text{S}(\Omega)$
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = -25\text{V}$ $f = 1\text{MHz}$	-	150	-	150	$\text{pF}$
Output Capacitance	$C_{OSS}$		-	80	-	80	$\text{pF}$
Reverse Transfer Capacitance	$C_{RSS}$		-	30	-	30	$\text{pF}$
Turn-On Delay Time	$t_{d(on)}$		$I_D = 1\text{A}, V_{DD} = -50\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = -10\text{V}$	7 (typ)	25	7 (typ)	25
Rise Time	$t_r$	15 (typ)		45	15 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$	14 (typ)		45	14 (typ)	45	ns
Fall Time	$t_f$	11 (typ)		25	11 (typ)	25	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	15	-	15	$^\circ\text{C/W}$

\* Pulsed: Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1P08		RFL1P10		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^*$	$I_{SD} = -1\text{A}$	-	-1.4	-	-1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	-	135 (typ)	-	135 (typ)	ns

\* Pulsed: Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.



# RFL1P08, RFL1P10




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Normalized power dissipation vs temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

5  
P-CHANNEL  
POWER MOSFETS

# RFL1P08, RFL1P10




Fig. 6 - Normalized switching waveforms for constant gate-current drive.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching time test circuit.

# RFP2P08 RFP2P10

## P-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

### Features


- -2A, -80V and -100V
- $r_{DS(ON)} = 3.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFP2P08 and RFP2P10 are P-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFP series types are supplied in the JEDEC TO-220AB plastic package.

### Package

 TO-220AB  
TOP VIEW


### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	RFP2P08	RFP2P10	UNITS
Drain-Source Voltage .....	-80	-100	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	-80	-100	V
Continuous Drain Current			
RMS Continuous .....	2	2	A
Pulsed Drain Current .....	5	5	A
Gate-Source Voltage .....	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	25	25	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....	0.2	0.2	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFP2P08, RFP2P10

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2P08		RFP2P10		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	$V_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0$	-80	-	-100	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	-2	-4	-2	-4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -65\text{V}$	-	-1	-	-	$\mu\text{A}$
		$V_{DS} = -80\text{V}$	-	-	-	-1	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ $V_{DS} = -65\text{V}$	-	-50	-	-	$\mu\text{A}$
		$V_{DS} = -80\text{V}$	-	-	-	-50	$\text{mA}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	$\pm 100$	-	$\pm 100$	$\text{nA}$
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = -10\text{V}$	-	-3.5	-	-3.5	V
		$I_D = 2\text{A}, V_{GS} = -10\text{V}$	-	-9.0	-	-9.0	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = -10\text{V}$	-	3.5	-	3.5	$\Omega$
Forward Transconductance	$g_{fs}^*$	$I_D = 1\text{A}, V_{DS} = -10\text{V}$	200	-	200	-	$\text{S} (\Omega)$
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = -25\text{V}$ $f = 1\text{MHz}$	-	150	-	150	$\text{pF}$
Output Capacitance	$C_{OSS}$		-	80	-	80	$\text{pF}$
Reverse Transfer Capacitance	$C_{RSS}$		-	30	-	30	$\text{pF}$
Turn-On Delay Time	$t_{d(on)}$		$I_D = 1\text{A}, V_{DD} = -50\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = -10\text{V}$	7 (typ)	25	7 (typ)	25
Rise Time	$t_r$	15 (typ)		45	15 (typ)	45	$\text{ns}$
Turn-Off Delay Time	$t_{d(off)}$	14 (typ)		45	14 (typ)	45	$\text{ns}$
Fall Time	$t_f$	11 (typ)		25	11 (typ)	25	$\text{ns}$
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	5	-	5	$^\circ\text{C/W}$

\* Pulsed: Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2P08		RFP2P10		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^*$	$I_{SD} = -1\text{A}$	-	-1.4	-	-1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	-	135 (typ)	-	135 (typ)	$\text{ns}$

\* Pulsed: Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Normalized power dissipation vs temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Normalized switching waveforms for constant gate-current.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching time test circuit.

# RFM5P12/5P15 RFP5P12/5P15

## P-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

### Features



- -5A, -120V and -150V
- $r_{DS(on)} = 1\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFM5P12 and RFM5P15 and the RFP5P12 and RFP5P15 are p-channel enhancement-mode silicon gate power field-effect transistors designed for high-speed applications such as switching regulators, switching converters, relay drivers, and drivers for high-power bipolar switching transistors.


The RFM series types are supplied in the JEDEC TO-204AA metal package and the RFP series types in the JEDEC TO-220AB plastic package. All these types are supplied without an internal gate zener diode.

### Packages



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	RFM5P12	RFM5P15	RFP5P12	RFP5P15	UNITS	
Drain-Source Voltage .....	$V_{DS}$	-120	-150	-120	-150	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$	-120	-150	-120	-150	V
Continuous Drain Current						
RMS Continuous .....	$I_D$	5	5	5	5	A
Pulsed Drain Current .....	$I_{DM}$	15	15	15	15	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	75	75	60	60	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

**Specifications RFM5P12, RFM5P15, RFP5P12, RFP5P15**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM5P12 RFP5P12		RFM5P15 RFP5P15		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1 \text{ mA}$ $V_{GS} = 0$	-120	—	-150	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1 \text{ mA}$	-2	-4	-2	-4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -100 \text{ V}$	—	1	—	—	$\mu\text{A}$
		$V_{DS} = -120 \text{ V}$	—	—	—	1	
		$T_C = 125^\circ\text{C}$ $V_{DS} = -100 \text{ V}$	—	50	—	—	
		$V_{DS} = -120 \text{ V}$	—	—	—	50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20 \text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 2.5 \text{ A}$ $V_{GS} = -10 \text{ V}$	—	-2.5	—	-2.5	V
		$I_D = 5 \text{ A}$ $V_{GS} = -10 \text{ V}$	—	-8	—	-8	
		Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 2.5 \text{ A}$ $V_{GS} = -10 \text{ V}$	—	1	
Forward Transconductance	$g_{fs}^a$	$V_{DS} = 10 \text{ V}$ $I_D = 2.5 \text{ A}$	0.75	—	0.75	—	mho
Input Capacitance	$C_{iss}$	$V_{DS} = 25 \text{ V}$	—	700	—	700	pF
Output Capacitance	$C_{oss}$	$V_{GS} = 0 \text{ V}$	—	300	—	300	
Reverse-Transfer Capacitance	$C_{rss}$	$f = 1 \text{ MHz}$	—	100	—	100	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 1/2 BV_{DSS}$	20(typ.)	60	20(typ.)	60	ns
Rise Time	$t_r$	$I_D = 2.5 \text{ A}$	36(typ.)	100	36(typ.)	100	
Turn-Off Delay Time	$t_{d(off)}$	$R_{gen} = R_{gs} = 50 \Omega$	63(typ.)	150	63(typ.)	150	
Fall Time	$t_f$	$V_{GS} = 10 \text{ V}$	40(typ.)	100	40(typ.)	100	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM5P12, RFM5P15	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP5P12, RFP5P15	—	2.083	—	2.083	

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

**SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM5P12 RFP5P12		RFM5P15 RFP5P15		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	$V_{SD}$	$I_{SD} = 2.5 \text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F = 4 \text{ A}$ $dI_F/dt = 100 \text{ A}/\mu\text{s}$	300(typ.)		300(typ.)		ns

\*Pulse Test: Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .



# RFM5P12, RFM5P15, RFP5P12, RFP5P15




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power dissipation vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

# RFM5P12, RFM5P15, RFP5P12, RFP5P15




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

# RFM6P08/6P10 RFP6P08/6P10

## P-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

### Features


- -6A, -80V and -100V
- $r_{DS(on)} = 0.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFM6P08 and RFM6P10 and the RFP6P08 and RFP6P10 are p-channel enhancement-mode silicon gate power field-effect transistors designed for high-speed applications such as switching regulators, switching converters, relay drivers, and drivers for high-power bipolar switching transistors.


The RFM series types are supplied in the JEDEC TO-204AA metal package and the RFP series types in the JEDEC TO-220AB plastic package. All these types are supplied without an internal gate zener diode.

### Packages



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	RFM6P08	RFM6P10	RFP6P08	RFP6P10	UNITS
Drain-Source Voltage	80	100	80	100	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ )	80	100	80	100	V
Continuous Drain Current					
RMS Continuous	6	6	6	6	A
Pulsed Drain Current	20	20	20	20	A
Gate-Source Voltage	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	75	75	60	60	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly	0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFM6P08, RFM6P10, RFP6P08, RFP6P10

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c$ )=25°C unless otherwise specified.**

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM6P08 RFP6P08		RFM6P10 RFP6P10		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D=1\text{ mA}$ $V_{GS}=0$	-80	—	-100	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	-2	-4	-2	-4	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=-65\text{ V}$ $V_{GS}=-80\text{ V}$	—	1	—	—	$\mu\text{A}$
		$T_c=125^\circ\text{C}$ $V_{DS}=-65\text{ V}$ $V_{GS}=-80\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=3\text{ A}$ $V_{GS}=-10\text{ V}$	—	-1.8	—	-1.8	V
		$I_D=6\text{ A}$ $V_{GS}=-10\text{ V}$	—	-6	—	-6	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=3\text{ A}$ $V_{GS}=-10\text{ V}$	—	0.6	—	0.6	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS}=10\text{ V}$ $I_D=3\text{ A}$	1	—	1	—	mho
Input Capacitance	$C_{iss}$	$V_{DS}=25\text{ V}$	—	800	—	800	pF
Output Capacitance	$C_{oss}$	$V_{GS}=0\text{ V}$	—	350	—	350	
Reverse Transfer Capacitance	$C_{rss}$	$f=1\text{ MHz}$	—	150	—	150	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=50\text{ V}$	11(typ)	60	11(typ)	60	ns
Rise Time	$t_r$	$I_D=3\text{ A}$	48(typ)	100	48(typ)	100	
Turn-Off Delay Time	$t_d(off)$	$R_{gen}=R_{gs}=50\ \Omega$	102(typ)	150	102(typ)	150	
Fall Time	$t_f$	$V_{GS}=10\text{ V}$	70(typ)	100	70(typ)	100	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM6P08, RFM6P10	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP6P08, RFP6P10	—	2.083	—	2.083	

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM6P08 RFP6P08		RFM6P10 RFP6P10		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD}=3\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F=4\text{ A}$ $d_f/d_r=50\text{ A}/\mu\text{s}$	150(typ)		150(typ)		ns

<sup>\*</sup>Pulse Test: Width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$ .

# RFM6P08, RFM6P10, RFP6P08, RFP6P10




Fig. 1 — Maximum safe operating areas for all types.




Fig. 2 — Power dissipation vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

5  
P-CHANNEL  
POWER MOSFETS

# RFM6P08, RFM6P10, RFP6P08, RFP6P10




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

August 1991

### Features




- -8A, -50V
- $r_{DS(on)} = 0.300 \Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The RFD8P05, RFD8P05SM and RFP8P05 p-channel power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFD8P05 is supplied in the JEDEC TO-251AA plastic package and the RFD8P05SM in the TO-252AA plastic package. The RFP8P05 is supplied in the JEDEC TO-220AB plastic package.

### Packages



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

Drain-Source Voltage, $V_{DSS}$ .....	-50V
Drain-Gate Voltage, ( $R_{GS} = 1\text{M}\Omega$ ), $V_{DGR}$ .....	-50V
Gate-Source Voltage, $V_{GS}$ .....	$\pm 20\text{V}$
Drain Current:	
RMS Continuous, $I_D$ .....	-8A
Pulsed, $I_{DM}$ .....	-20A
Avalanche Current, $I_{AS}$ .....	See Figure 2
Power Dissipation, $P_D$ :	
$T_C = +25^\circ\text{C}$ .....	40W
Derate Above $T_C = +25^\circ\text{C}$ .....	0.27W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range, $T_J, T_{STG}$ .....	$-55^\circ\text{C}$ to $+175^\circ\text{C}$

# Specifications RFD8P05, RFD8P05SM, RFP8P05

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS	
			MIN	MAX.		
Drain-Source Breakdown Voltage	$BV_{DS}$	$I_D = 0.25 \text{ mA}, V_{GS} = 0 \text{ V}$	-50	-	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	-2	-4	V	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -40 \text{ V}, V_{GS} = 0 \text{ V}$	-	1	$\mu\text{A}$	
		$T_C = 150^\circ\text{C}$	-	50	$\mu\text{A}$	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	-	100	nA	
Static Drain-Source on Resistance	$r_{DS(on)}$	$I_D = 8 \text{ A}, V_{GS} = -10 \text{ V}$	-	0.300	$\Omega$	
Turn-On Time	$t_{(on)}$	$V_{DD} = -25 \text{ V}, I_D = 4 \text{ A}$ $I_{g1} = I_{g2} = 0.2 \text{ A}$ $V_{GS}(\text{clamp}): -10 \text{ V}, +0.6 \text{ V}$ $R_L = 6.25 \Omega$ (See Figure 12)	-	60	ns	
Turn-On Delay Time	$t_{d(on)}$		-	16 (typ)	ns	
Rise Time	$t_r$		-	30 (typ)	ns	
Turn-Off Delay Time	$t_{d(off)}$		-	42 (typ)	ns	
Fall Time	$t_f$		-	20 (typ)	ns	
Turn-Off Time	$t_{(off)}$		-	100	ns	
Total Gate Charge	$Q_{g(\text{total})}$		$V_{GS} = 0 \text{ to } -20 \text{ V}$	$V_{DD} = -40 \text{ V}$	-	80
Gate Charge at -10V	$Q_{g(-10V)}$	$V_{GS} = 0 \text{ to } -10 \text{ V}$	$I_D = 8 \text{ A}$	-	40	nC
Threshold Gate Charge	$Q_{g(th)}$	$V_{GS} = 0 \text{ to } -2 \text{ V}$	$R_L = 5 \Omega$	-	2	nC
Plateau Voltage	$V_{(\text{plateau})}$	$I_D = 8 \text{ A}, V_{DS} = -15 \text{ V}$	-	-8	V	
Turn-Off Energy Loss per Cycle	$E_{\text{off}}$	$V_{DD} = -25 \text{ V}, I_D = 4 \text{ A}, R_L = 6.25 \Omega$ $L = 0.2 \mu\text{H}, I_{g1} = I_{g2} = 0.2 \text{ A}$ $V_{GS}(\text{clamp}): -10 \text{ V}, +0.6 \text{ V}$	-	8	$\mu\text{J}$	
Thermal Resistance, Junction to Case	$R_{\theta JC}$		-	3.125	$^\circ\text{C/W}$	
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	TO-220AB	-	80	$^\circ\text{C/W}$	
		TO-251AA, TO-252AA	-	100	$^\circ\text{C/W}$	

## Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD} = 8 \text{ A}$	-	1.5	V
Reverse Recovery Time	$t_{rr}$	$I_{SD} = 8 \text{ A}, dI_{SD}/dt = 100 \text{ A}/\mu\text{s}$	-	125	ns




Figure 1 - Safe operating area curve. (Curves must be derated linearly with increase in temperature.)




Figure 2 - Unclamped inductive-switching safe-operating-area curve. (Single pulse UIS SOA). See Figure 13 for test circuit.



# RFD8P05, RFD8P05SM, RFP8P05




Figure 3 - Maximum continuous drain current vs. temperature.




Figure 4 - Normalized power dissipation vs. temperature derating curve.




Figure 5 - Typical saturation characteristics.




Figure 6 - Typical transfer characteristics.




Figure 7 - Normalized rDS(on) vs junction temperature




Figure 8 - Normalized gate threshold voltage.

5  
P-CHANNEL  
POWER MOSFETS

# RFD8P05, RFD8P05SM, RFP8P05




Figure 9 - Normalized drain source breakdown voltage vs temperature.




Figure 10 - Typical capacitance vs voltage.






Figure 11 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.



Switching Test Circuit



Switching Waveforms

Figure 12 - Resistive switching.

RFD8P05, RFD8P05SM, RFP8P05




Figure 13 - Unclamped-inductive-switching test.

# RFM8P08/8P10 RFP8P08/8P10

## P-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

### Features



- -8A, -80V and -100V
- $r_{DS(on)} = 0.4\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFM8P08 and RFM8P10 and the RFP8P08 and RFP8P10 are p-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the JEDEC TO-220AB plastic package.

### Packages

 TO-204AA  
BOTTOM VIEW

 TO-220AB  
TOP VIEW


### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	RFM8P08	RFM8P10	RFP8P08	RFP8P10	UNITS	
Drain-Source Voltage .....	$V_{DS}$	-80	-100	-80	-100	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$	-80	-100	-80	-100	V
Continuous Drain Current						
RMS Continuous .....	$I_D$	8	8	8	8	A
Pulsed Drain Current .....	$I_{DM}$	20	20	20	20	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	100	100	75	75	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.8	0.8	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

# Specifications RFM8P08, RFM8P10, RFP8P08, RFP8P10

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c$ )=25° C unless otherwise specified.**

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM8P08 RFP8P08		RFM8P10 RFP8P10		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D=1\text{ mA}$ $V_{GS}=0$	-80	—	-100	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	-2	-4	-2	-4	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=-65\text{ V}$ $V_{DS}=-80\text{ V}$	—	1	—	—	$\mu\text{A}$
		$T_c=125^\circ\text{ C}$ $V_{DS}=-65\text{ V}$ $V_{DS}=-80\text{ V}$	—	50	—	—	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=4\text{ A}$ $V_{GS}=-10\text{ V}$	—	-1.6	—	-1.6	V
		$I_D=8\text{ A}$ $V_{GS}=-10\text{ V}$	—	-4.0	—	-4.0	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=4\text{ A}$ $V_{GS}=-10\text{ V}$	—	.4	—	.4	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS}=-10\text{ V}$ $I_D=4\text{ A}$	2	—	2	—	mho
Input Capacitance	$C_{iss}$	$V_{DS}=25\text{ V}$	—	1500	—	1500	pF
Output Capacitance	$C_{oss}$	$V_{GS}=0\text{ V}$	—	700	—	700	
Reverse Transfer Capacitance	$C_{rss}$	$f = 1\text{ MHz}$	—	300	—	300	
Turn-On Delay Time	$t_d(on)$	$V_{DD} = 50\text{ V}$	18(typ)	60	18(typ)	60	ns
Rise Time	$t_r$	$I_D=4\text{ A}$	70(typ)	150	70(typ)	150	
Turn-Off Delay Time	$t_d(off)$	$R_{gen}=R_{gs}=50\ \Omega$	166(typ)	275	166(typ)	275	
Fall Time	$t_f$	$V_{GS}=-10\text{ V}$	94(typ)	175	94(typ)	175	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM8P08, RFM8P10	—	1.25	—	1.25	°C/W
		RFP8P08, RFP8P10	—	1.67	—	1.67	

**5**  
P-CHANNEL  
POWER MOSFETS

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM8P08 RFP8P08		RFM8P10 RFP8P10		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	$V_{SD}$	$I_{SD} = 4\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F = 4\text{ A}$ $d_i/d_r = 100\text{ A}/\mu\text{s}$	200(typ.)		200(typ.)		ns

\*Pulse Test: Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

**RFM8P08, RFM8P10, RFP8P08, RFP8P10**




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

RFM8P08, RFM8P10, RFP8P08, RFP8P10




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

# RFM10P12/10P15 RFP10P12/10P15

P-Channel Enhancement-Mode  
Power Field-Effect Transistors

August 1991

### Features



- -10A, -120V and -150V
- $r_{DS(on)} = 0.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFM10P12 and RFM10P15 and the RFP10P12 and RFP10P15 are p-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the JEDEC TO-220AB plastic package.

### Packages



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	RFM10P12	RFM10P15	RFP10P12	RFP10P15	UNITS	
Drain-Source Voltage .....	$V_{DS}$	-120	-150	-120	-150	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$	-120	-150	-120	-150	V
Continuous Drain Current						
RMS Continuous .....	$I_D$	10	10	10	10	A
Pulsed Drain Current .....	$I_{DM}$	30	30	30	30	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	100	100	75	75	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.8	0.8	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						



# Specifications RFM10P12, RFM10P15, RFP10P12, RFP10P15

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c = 25^\circ\text{C}$ ) unless otherwise specified**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM10P12 RFP10P12		RFM10P15 RFP10P15		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1\text{ mA}$ $V_{GS} = 0$	-120	—	-150	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1\text{ mA}$	-2	-4	-2	-4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -100\text{ V}$	—	1	—	—	$\mu\text{A}$
		$V_{DS} = -120\text{ V}$	—	—	—	1	
		$T_c = 125^\circ\text{C}$	—	50	—	—	
		$V_{DS} = -100\text{ V}$ $V_{DS} = -120\text{ V}$	—	—	—	50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 5\text{ A}$ $V_{GS} = -10\text{ V}$	—	-2.5	—	-2.5	V
		$I_D = 10\text{ A}$ $V_{GS} = -10\text{ V}$	—	-6.0	—	-6.0	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 5\text{ A}$ $V_{GS} = -10\text{ V}$	—	0.5	—	0.5	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS} = -10\text{ V}$ $I_D = 5\text{ A}$	2	—	2	—	mho
Input Capacitance	$C_{iss}$	$V_{DS} = -25\text{ V}$ $V_{GS} = 0\text{ V}$ $f = 1\text{ MHz}$	—	1700	—	1700	pF
Output Capacitance	$C_{oss}$		—	600	—	600	
Reverse Transfer Capacitance	$C_{rss}$		—	350	—	350	
Turn-On Delay Time	$t_{d(on)}$	$V_{DS} = -75\text{ V}$ $I_D = 5\text{ A}$ $R_{\theta en} = R_{\theta s} = 50\ \Omega$ $V_{GS} = -10\text{ V}$	24(typ)	50	24(typ)	50	ns
Rise Time	$t_r$		74(typ)	150	74(typ)	150	
Turn-Off Delay Time	$t_{d(off)}$		138(typ)	225	138(typ)	225	
Fall Time	$t_f$		61(typ)	100	61(typ)	100	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM10P12, RFM10P15	—	1.25	—	1.25	$^\circ\text{C/W}$
		RFP10P12, RFP10P15	—	1.67	—	1.67	

**5**  
**P-CHANNEL  
POWER MOSFETS**

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM10P12 RFP10P12		RFM10P15 RFP10P15		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}^a$	$I_{SD} = 5\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F = 4\text{ A}$ , $dI_F/dt = 100\text{ A}/\mu\text{s}$	210 (typ.)		210 (typ.)		ns

<sup>a</sup> Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

RFM10P12, RFM10P15, RFP10P12, RFP10P15




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power dissipation vs. case temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance as a function of junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

# RFM10P12, RFM10P15, RFP10P12, RFP10P15




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

5  
P-CHANNEL  
POWER MOSFETS

# RFM12P08/12P10

# RFP12P08/12P10

P-Channel Enhancement-Mode  
Power Field-Effect Transistors

August 1991

### Features



- -12A, -80V and -100V
- $r_{DS(on)} = 0.3\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFM12P08 and RFM12P10 and the RFP12P08 and RFP12P10 are p-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the JEDEC TO-220AB plastic package.

### Packages



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	RFM12P08	RFM12P10	RFP12P08	RFP12P10	UNITS	
Drain-Source Voltage .....	$V_{DS}$	-80	-100	-80	-100	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$	-80	-100	-80	-100	V
Continuous Drain Current						
RMS Continuous .....	$I_D$	12	12	12	12	A
Pulsed Drain Current .....	$I_{DM}$	30	30	30	30	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	100	100	75	75	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.8	0.8	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

# Specifications RFM12P08, RFM12P10, RFP12P08, RFP12P10

ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c$ )=25° C unless otherwise specified.

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM12P08 RFP12P08		RFM12P10 RFP12P10		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D=1\text{ mA}$ $V_{GS}=0$	-80	—	-100	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	-2	-4	-2	-4	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=-65\text{ V}$ $V_{DS}=-80\text{ V}$	—	1	—	—	$\mu\text{A}$
		$T_c=125^\circ\text{ C}$ $V_{DS}=-65\text{ V}$ $V_{DS}=-80\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=6\text{ A}$ $V_{GS}=-10\text{ V}$	—	-1.8	—	-1.8	V
		$I_D=12\text{ A}$ $V_{GS}=-10\text{ V}$	—	-4.8	—	-4.8	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=6\text{ A}$ $V_{GS}=-10\text{ V}$	—	.3	—	.3	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS}=-10\text{ V}$ $I_D=6\text{ A}$	2	—	2	—	mho
Input Capacitance	$C_{iss}$	$V_{DS}=-25\text{ V}$	—	1500	—	1500	pF
Output Capacitance	$C_{oss}$	$V_{GS}=0\text{ V}$	—	700	—	700	
Reverse Transfer Capacitance	$C_{rss}$	$f = 1\text{ MHz}$	—	300	—	300	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=50\text{ V}$ $I_D=6\text{ A}$	18(typ)	60	18(typ)	60	ns
Rise Time	$t_r$		90(typ)	175	90(typ)	175	
Turn-Off Delay Time	$t_d(off)$	$R_{gen}=R_{gs}=50\ \Omega$ $V_{GS}=-10\text{ V}$	144(typ)	275	144(typ)	275	
Fall Time	$t_f$		94(typ)	175	94(typ)	175	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM12P08, RFM12P10	—	1.25	—	1.25	°C/W
		RFP12P08, RFP12P10	—	1.67	—	1.67	

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM12P08 RFP12P08		RFM12P10 RFP12P10		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD}=6\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F=4\text{ A}$ $d_{IF}/d_t=100\text{ A}/\mu\text{s}$	200(typ)		200(typ)		ns

\*Pulse Test: Width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$ .

**5**  
P-CHANNEL  
POWER MOSFETS

# RFM12P08, RFM12P10, RFP12P08, RFP12P10




Fig. 1 — Maximum safe operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance as a function of junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

# RFM12P08, RFM12P10, RFP12P08, RFP12P10




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit

# RFD15P05/05SM RFP15P05

P-Channel Enhancement Mode Power  
Field Effect Transistors (MegaFETs)

May 1992

### Features




- -15A, -50V
- $r_{DS(on)} = 0.150 \Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The RFD15P05, RFD15P05SM and RFP15P05 p-channel power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFD15P05 is supplied in the JEDEC TO-251AA plastic package and the RFD15P05SM in the TO-252AA plastic package. The RFP15P05 is supplied in the JEDEC TO-220AB plastic package.

### Packages



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

Drain-Source Voltage, $V_{DS}$ .....	-50V
Drain-Gate Voltage, ( $R_{GS} = 1M\Omega$ ), $V_{DGR}$ .....	-50V
Gate-Source Voltage, $V_{GS}$ .....	$\pm 20V$
Drain Current:	
RMS Continuous, $I_D$ .....	-15A
Pulsed, $I_{DM}$ .....	-40A
Avalanche Current, $I_{AS}$ .....	See Figure 2
Power Dissipation, $P_D$ :	
$T_C = +25^\circ\text{C}$ .....	80W
Derate Above $T_C = +25^\circ\text{C}$ .....	0.533W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range, $T_J, T_{STG}$ .....	-55 $^\circ\text{C}$ to +175 $^\circ\text{C}$



# Specifications RFD15P05, RFD15P05SM, RFP15P05

Electrical Characteristics ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS	
			MIN	MAX.		
Drain-Source Breakdown Voltage	$BV_{DS}$	$I_D = 0.25 \text{ mA}, V_{GS} = 0\text{V}$	-50	-	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	-2	-4	V	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -40\text{V}, V_{GS} = 0\text{V}$	-	1	$\mu\text{A}$	
		$T_C = 150^\circ\text{C}$	-	50	$\mu\text{A}$	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}, V_{DS} = 0\text{V}$	-	100	nA	
Static Drain-Source on Resistance	$r_{DS(on)}$	$I_D = 15\text{A}, V_{GS} = -10\text{V}$	-	0.150	$\Omega$	
Turn-On Time	$t_{on}$	$V_{DD} = -25\text{V}, I_D = 7.5\text{A}$ $I_{g1} = I_{g2} = 0.4\text{A}$ $V_{GS}(\text{clamp}): -10\text{V}, +0.6\text{V}$ $R_L = 3.3\Omega$ (See Figure 12)	-	60	ns	
Turn-On Delay Time	$t_{d(on)}$		-	16 (typ)	ns	
Rise Time	$t_r$		-	30 (typ)	ns	
Turn-Off Delay Time	$t_{d(off)}$		-	50 (typ)	ns	
Fall Time	$t_f$		-	20 (typ)	ns	
Turn-Off Time	$t_{off}$		-	100	ns	
Total Gate Charge	$Q_{g(\text{total})}$	$V_{GS} = 0 \text{ to } -20\text{V}$	$V_{DD} = -40\text{V}$ $I_D = 15\text{A}$ $R_L = 2.67\Omega$	-	150	nC
Gate Charge at -10V	$Q_{g(-10\text{V})}$	$V_{GS} = 0 \text{ to } -10\text{V}$		-	75	nC
Threshold Gate Charge	$Q_{g(th)}$	$V_{GS} = 0 \text{ to } -2\text{V}$		-	3.5	nC
Plateau Voltage	$V_{(\text{plateau})}$	$I_D = 15\text{A}, V_{DS} = -15\text{V}$	-	-8	V	
Turn-Off Energy Loss per Cycle	$E_{\text{off}}$	$V_{DD} = -25\text{V}, I_D = 7.5\text{A}, R_L = 3.33\Omega$ $L = 0.2\mu\text{H}, I_{g1} = I_{g2} = 0.4\text{A}$ $V_{GS}(\text{clamp}): -10\text{V}, +0.6\text{V}$	-	17	$\mu\text{J}$	
Thermal Resistance, Junction to Case	$R_{\theta JC}$	TO-220AB, TO-251AA, TO-252AA	-	1.875	$^\circ\text{C/W}$	
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	TO-251AA, TO-252AA	-	100	$^\circ\text{C/W}$	
		TO-220AB	-	80	$^\circ\text{C/W}$	

## Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD} = 15\text{A}$	-	1.5	V
Reverse Recovery Time	$t_{rr}$	$I_{SD} = 15\text{A}, dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	125	ns




Figure 1 - Safe operating area curve. (Curves must be derated linearly with increase in temperature.)




Figure 2 - Unclamped inductive-switching safe-operating-area curve. (Single pulse UIS SOA). See Figure 13 for test circuit.

5  
P-CHANNEL  
POWER MOSFETS

**RFD15P05, RFD15P05SM, RFP15P05**




Figure 3 - Maximum continuous drain current vs. temperature.




Figure 4 - Normalized power dissipation vs. temperature derating curve.




Figure 5 - Typical saturation characteristics.




Figure 6 - Typical transfer characteristics.




Figure 7 - Normalized  $r_{DS(on)}$  vs. junction temperature.




Figure 8 - Normalized gate threshold voltage.

RFD15P05, RFD15P05SM, RFP15P05




Figure 9 - Normalized drain source breakdown voltage vs temperature.




Figure 10 - Typical capacitance vs voltage.




Fig. 11 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.






Figure 12 - Resistive switching.

**RFD15P05, RFD15P05SM, RFP15P05**



UIS Test Circuit



UIS Waveforms

Figure 13 - Unclamped-inductive-switching test.

# RFH25P08/25P10 RFK25P08/25P10

## P-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

### Features



- -25A, -100V and -80V
- $r_{DS(on)} = 0.15\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFH25P08 and RFH25P10 and the RFK25P08 and RFK25P10 are p-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFH series types are supplied in the JEDEC TO-218AC plastic package and the RFK series types in the JEDEC TO-204AE steel package.

### Packages



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

	RFH25P08	RFH25P10	RFK25P08	RFK25P10	UNITS
Drain-Source Voltage .....	$V_{DS}$ -80	-100	-80	-100	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ ) .....	$V_{DGR}$ -80	-100	-80	-100	V
Continuous Drain Current					
RMS Continuous .....	$I_D$ -25	-25	-25	-25	A
Pulsed Drain Current .....	$I_{DM}$ -60	-60	-60	-60	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ .....	$P_D$ 150	150	150	150	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....	1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					

## Specifications RFH25P08, RFH25P10, RFK25P08, RFK25P10

**Electrical Characteristics** ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFH25P08 RFK25P08		RFH25P10 RFK25P10		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1.0\text{mA}, V_{GS} = 0$	-80	-	-100	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	-2	-4	-2	-4	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -65\text{V}$	-	-1	-	-	$\mu\text{A}$
		$V_{DS} = -80\text{V}$	-	-	-	-1	$\mu\text{A}$
		$T_C = 125^\circ\text{C}$					
		$V_{DS} = -65\text{V}$	-	-50	-	-	$\mu\text{A}$
		$V_{DS} = -80\text{V}$	-	-	-	-50	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 12.5\text{A}, V_{GS} = -10\text{V}$	-	-1.88	-	-1.88	V
		$I_D = 25\text{A}, V_{GS} = -10\text{V}$	-	-4.5	-	-4.5	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 12.5\text{A}, V_{GS} = -10\text{V}$	-	0.15	-	0.15	$\Omega$
Forward Transconductance	$g_{ts}^*$	$I_D = 12.5\text{A}, V_{DS} = -10\text{V}$	4	-	4	-	S ( $\Omega$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = -25\text{V}$ $f = 1\text{MHz}$	-	3000	-	3000	pF
Output Capacitance	$C_{OSS}$		-	1500	-	1500	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	600	-	600	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 12.5\text{A}, V_{DS} = -50\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = -10\text{V}$	35 (typ)	50	35 (typ)	50	ns
Rise Time	$t_r$		165 (typ)	250	165 (typ)	250	ns
Turn-Off Delay Time	$t_{d(off)}$		270 (typ)	400	270 (typ)	400	ns
Fall Time	$t_f$		165 (typ)	250	165 (typ)	250	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		RFK25P08, RFK25P10	-	0.83	-	0.83

\* Pulsed: Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFH25P08 RFK25P08		RFH25P10 RFK25P10		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^{**}$	$I_{SD} = -12.5\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 4\text{A}$ $dI_F/dt = 100\text{A}/\mu\text{s}$	-	300 (typ)	-	300 (typ)	ns

\*\* Pulsed test: Width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$ .

RFH25P08, RFH25P10, RFK25P08, RFK25P10




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power dissipation vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

**RFH25P08, RFH25P10, RFK25P08, RFK25P10**




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.



## P-Channel Enhancement Mode Power Field Effect Transistors (MegaFETs)

August 1991

### Features



- -30A, -50V
- $r_{DS(on)} = 0.065 \Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 175°C Operating Temperature

### Description

The RFG30P05 and RFP30P05 p-channel power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFG30P05 is supplied in the JEDEC TO-247 plastic package and the RFP30P05 in the TO-220AB plastic package.

### Packages



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

Drain-Source Voltage, $V_{DSS}$ .....	-50V
Drain-Gate Voltage, ( $R_{GS} = 1\text{m}\Omega$ ), $V_{DGR}$ .....	-50V
Gate-Source Voltage, $V_{GS}$ .....	$\pm 20\text{V}$
Drain Current:	
RMS Continuous, $I_D$ .....	-30A
Pulsed, $I_{DM}$ .....	-75A
Single Pulse Avalanche Rating, Refer to UIS SOA Curve	
Power Dissipation, $P_D$ :	
$T_C = +25^\circ\text{C}$ .....	120W
Derate Above $T_C = +25^\circ\text{C}$ .....	0.8W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range, $T_J, T_{STG}$ .....	-55 to +175 $^\circ\text{C}$

# Specifications RFG30P05, RFP30P05

## Electrical Characteristics (T<sub>C</sub> = +25°C) Unless Otherwise Specified

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	I <sub>D</sub> = 0.25 mA, V <sub>GS</sub> = 0V	-50	-	V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 0.25 mA	2	4	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = -40V, V <sub>GS</sub> = 0V	-	1	μA
		T <sub>C</sub> = 150°C	-	50	μA
Gate-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ± 20V	-	100	nA
Static Drain-Source on Resistance	r <sub>DS(on)</sub>	I <sub>D</sub> = 30A, V <sub>GS</sub> = -10V	-	0.065	Ω
Turn-On Time	t <sub>(on)</sub>	V <sub>DD</sub> = -25V, I <sub>D</sub> = 15A I <sub>g1</sub> = I <sub>g2</sub> = 0.8A V <sub>GS</sub> (clamp): -10V, +0.6V R <sub>L</sub> = 1.67Ω	-	80	ns
Turn-On Delay Time	t <sub>d(on)</sub>		15 (typ)	-	ns
Rise Time	t <sub>r</sub>		23 (typ)	-	ns
Turn-Off Delay Time	t <sub>d(off)</sub>		28 (typ)	-	ns
Fall Time	t <sub>f</sub>		18 (typ)	-	ns
Turn-Off Time	t <sub>(off)</sub>		-	100	ns
Total Gate Charge	Q <sub>g(total)</sub>	V <sub>GS</sub> = 0 to -20V	V <sub>DD</sub> = -40V		-
Gate Charge at -10V	Q <sub>g(-10V)</sub>	V <sub>GS</sub> = 0 to -10V	I <sub>D</sub> = 40A		-
Threshold Gate Charge	Q <sub>g(th)</sub>	V <sub>GS</sub> = 0 to -2V	R <sub>L</sub> = 1.33Ω		-
Plateau Voltage	V <sub>(plateau)</sub>	I <sub>D</sub> = 30A, V <sub>DS</sub> = -15V	-	-8	V
Turn-Off Energy Loss per Cycle	E <sub>off</sub>	V <sub>DD</sub> = -25V, I <sub>D</sub> = 15A, R <sub>L</sub> = 1.67Ω L = 0.2μH, I <sub>g1</sub> = I <sub>g2</sub> = 0.8A V <sub>GS</sub> (clamp): -10V, +0.6V	-	75	μJ
Thermal Resistance, Junction to Case	R <sub>θJC</sub>		-	1.25	°C/W
Thermal Resistance, Junction to Ambient	R <sub>θJA</sub>		-	80	°C/W

## Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Diode Forward Voltage	V <sub>SD</sub>	I <sub>SD</sub> = 30A	-	1.5	V
Reverse Recovery Time	t <sub>rr</sub>	I <sub>SD</sub> = 30A, dI <sub>SD</sub> /dt = 100A/μs	-	150	ns




Figure 1 - Safe operating area curve. (Curves must be derated linearly with increase in temperature.)




Figure 2 - Unclamped inductive-switching safe-operating-area curve. (Single pulse UIS SOA). See Figure 13 for test circuit.

# RFG30P05, RFP30P05




Figure 3 - Maximum continuous drain current vs case temperature.




Figure 4 - Normalized power dissipation vs case temperature.




Figure 5 - Typical saturation characteristics.




Figure 6 - Typical transfer characteristics.




Figure 7 - Normalized on-state resistance vs junction temperature.




Figure 8 - Normalized gate threshold voltage vs junction temperature.

# RFG30P05, RFP30P05




Figure 9 - Normalized drain source breakdown voltage vs junction temperature.




Figure 10 - Typical capacitance vs voltage.






Figure 11 - Normalized switching waveforms for constant gate current. (Refer to application notes AN-7254 and AN-7260.)



Switching Test Circuit



Switching Waveforms

Figure 12 - Resistive switching.




Figure 13 - Unclamped-inductive-switching test.

August 1991

### Features



- -30A, -60V
- $r_{DS(on)} = 0.075 \Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 175°C Operating Temperature

### Description

The RFG30P06 and RFP30P06 p-channel power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFG30P06 is supplied in the JEDEC TO-247 plastic package and the RFP30P06 in the TO-220AB plastic package.

### Packages



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

Drain-Source Voltage, $V_{DS}$ .....	-60V
Drain-Gate Voltage, ( $R_{GS} = 1\text{m}\Omega$ ), $V_{DGR}$ .....	-60V
Gate-Source Voltage, $V_{GS}$ .....	$\pm 20\text{V}$
Drain Current:	
RMS Continuous, $I_D$ .....	-30A
Pulsed, $I_{DM}$ .....	-75A
Single Pulse Avalanche Rating, Refer to UIS SOA Curve	
Power Dissipation, $P_D$ :	
$T_C = +25^\circ\text{C}$ .....	135W
Derate Above $T_C = +25^\circ\text{C}$ .....	0.9W/ $^\circ\text{C}$
Operating and Storage Junction	
Temperature Range, $T_J, T_{STG}$ .....	-55 to +175 $^\circ\text{C}$

# Specifications RFG30P06, RFP30P06

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS	
			MIN	MAX.		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 0.25\text{ mA}, V_{GS} = 0\text{V}$	-60	-	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25\text{ mA}$	-2	-4	V	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -40\text{V}, V_{GS} = 0\text{V}$	-	1	$\mu\text{A}$	
		$T_C = 150^\circ\text{C}$	-	50	$\mu\text{A}$	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}$	-	100	nA	
Static Drain-Source on Resistance	$r_{DS(on)}$	$I_D = 30\text{A}, V_{GS} = -10\text{V}$	-	0.075	$\Omega$	
Turn-On Time	$t_{(on)}$	$V_{DD} = -30\text{V}, I_D = 15\text{A}$ $I_{g1} = I_{g2} = 0.8\text{A}$ $V_{GS}(\text{clamp}): -10\text{V}, +0.6\text{V}$ $R_L = 2.0\Omega$	-	60	ns	
Turn-On Delay Time	$t_{d(on)}$		15 (typ)	-	ns	
Rise Time	$t_r$		23 (typ)	-	ns	
Turn-Off Delay Time	$t_{d(off)}$		28 (typ)	-	ns	
Fall Time	$t_f$		18 (typ)	-	ns	
Turn-Off Time	$t_{(off)}$		-	100	ns	
Total Gate Charge	$Q_g(\text{total})$	$V_{GS} = 0\text{ to }-20\text{V}$	$V_{DD} = -48\text{V}$ $I_D = 30\text{A}$	-	200	nC
Gate Charge at -10V	$Q_g(-10\text{V})$	$V_{GS} = 0\text{ to }-10\text{V}$		-	100	nC
Threshold Gate Charge	$Q_g(th)$	$V_{GS} = 0\text{ to }-2\text{V}$	$R_L = 1.6\Omega$	-	7	nC
Plateau Voltage	$V_{(plateau)}$	$I_D = 30\text{A}, V_{DS} = -15\text{V}$	-	-8	V	
Turn-Off Energy Loss per Cycle	$E_{off}$	$V_{DD} = -30\text{V}, I_D = 15\text{A}, R_L = 2.0\Omega$ $L = 0.2\mu\text{H}, I_{g1} = I_{g2} = 0.8\text{A}$ $V_{GS}(\text{clamp}): -10\text{V}, +0.6\text{V}$	-	75	$\mu\text{J}$	
Thermal Resistance, Junction to Case	$R_{\theta JC}$		-	1.11	$^\circ\text{C/W}$	
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$		-	80	$^\circ\text{C/W}$	

## Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD} = 30\text{A}$	-	1.5	V
Reverse Recovery Time	$t_{rr}$	$I_{SD} = 30\text{A}, dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	150	ns





Figure 1 – Safe operating area curve. (Curves must be derated linearly with increase in temperature.)

Figure 2 – Unclamped inductive-switching safe-operating-area curve. (Single pulse UIS SOA). See Figure 13 for test circuit.

# RFG30P06, RFP30P06




Figure 3 - Maximum continuous drain current vs case temperature.




Figure 4 - Normalized power dissipation vs case temperature.




Figure 5 - Typical saturation characteristics.




Figure 6 - Typical transfer characteristics.




Figure 7 - Normalized on-state resistance vs junction temperature.




Figure 8 - Normalized gate threshold voltage vs junction temperature.



# RFG30P06, RFP30P06




Figure 9 - Normalized drain source breakdown voltage vs junction temperature.




Figure 10 - Typical capacitance vs voltage.






Figure 11 - Normalized switching waveforms for constant gate current. (Refer to application notes AN-7254 and AN-7260.)



Switching Test Circuit



Switching Waveforms

Figure 12 - Resistive switching.

5  
P-CHANNEL  
POWER MOSFETS

**RFG30P06, RFP30P06**




Figure 13 - Unclamped-inductive-switching test.

August 1991

### Features


- RFG60P05E = -60A, -50V,  $r_{DS(on)} = 0.026\Omega$
- RFG60P06E = -60A, -60V,  $r_{DS(on)} = 0.030\Omega$
- Electrostatic Discharge Rated
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 175°C Operating Temperature

### Description

The RFG60P05E and RFG60P06E p-channel ESD rated power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFG60P05E and RFG60P06E are supplied in the JEDEC TO-247 plastic package.

### Package

 TO-247  
TOP VIEW


### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	RFG60P05E	RFG60P06E	UNITS
Drain-Source Voltage	-50	-60	V
Drain-Gate Voltage ( $R_{GS} = 1\text{m}\Omega$ )	-50	-60	V
Continuous Drain Current			
RMS Continuous	-60	-60	A
Pulsed Drain Current	-150	-150	A
Gate-Source Voltage	$\pm 20$	$\pm 20$	V
Electrostatic Discharge Rating	2	2	KV
MIL-STD-883, Category B(2)			
Single Pulse Avalanche Rating (Refer to UIS SOA Curve)			
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	190	215	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly	1.27	1.43	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +175	-55 to +175	$^\circ\text{C}$

5  
P-CHANNEL  
POWER MOSFETS

## Specifications RFG60P05E

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS	
			MIN	MAX.		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 0.25\text{ mA}, V_{GS} = 0\text{V}$	-50	-	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25\text{ mA}$	-2	-4	V	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -40\text{V}, V_{GS} = 0\text{V}$	-	1	$\mu\text{A}$	
		$T_C = 150^\circ\text{C}$	-	50	$\mu\text{A}$	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}$	-	100	nA	
Static Drain-Source on Resistance	$r_{DS(on)}$	$I_D = 60\text{A}, V_{GS} = -10\text{V}$	-	0.026	$\Omega$	
Turn-On Time	$t_{on}$	$V_{DD} = -25\text{V}, I_D = 30\text{A}$ $I_{g1} = I_{g2} = 2.0\text{A}$ $V_{GS}(\text{clamp}): -10\text{V}, +0.6\text{V}$ $R_L = 0.83\Omega$	-	125	ns	
Turn-On Delay Time	$t_{d(on)}$		20 (typ)	-	ns	
Rise Time	$t_r$		70 (typ)	-	ns	
Turn-Off Delay Time	$t_{d(off)}$		65 (typ)	-	ns	
Fall Time	$t_f$		20 (typ)	-	ns	
Turn-Off Time	$t_{off}$		-	125	ns	
Total Gate Charge	$Q_g(\text{total})$	$V_{GS} = 0\text{ to }-20\text{V}$	$V_{DD} = -40\text{V}$	-	450	nC
Gate Charge at -10V	$Q_g(-10\text{V})$	$V_{GS} = 0\text{ to }-10\text{V}$	$I_D = 60\text{A}$	-	225	nC
Threshold Gate Charge	$Q_g(th)$	$V_{GS} = 0\text{ to }-2\text{V}$	$R_L = 0.67\Omega$	-	15	nC
Plateau Voltage	$V_{(plateau)}$	$I_D = 60\text{A}, V_{DS} = -15\text{V}$		-	-8	V
Turn-Off Energy Loss per Cycle	$E_{off}$	$V_{DD} = -25\text{V}, I_D = 30\text{A}, R_L = 0.83\Omega$ $L = 0.2\mu\text{H}, I_{g1} = I_{g2} = 2.0\text{A}$ $V_{GS}(\text{clamp}): -10\text{V}, +0.6\text{V}$		-	300	$\mu\text{J}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$			-	0.79	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$			-	80	$^\circ\text{C/W}$

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD} = 60\text{A}$	-	1.5	V
Reverse Recovery Time	$t_{rr}$	$I_{SD} = 60\text{A}, dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	200	ns

## Specifications RFG60P06E

Electrical Characteristics ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS	
			MIN	MAX.		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 0.25 \text{ mA}, V_{GS} = 0 \text{ V}$	-60	-	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	-2	-4	V	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -48 \text{ V}, V_{GS} = 0 \text{ V}$	-	1	$\mu\text{A}$	
		$T_C = 150^\circ\text{C}$	-	50	$\mu\text{A}$	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20 \text{ V}$	-	100	nA	
Static Drain-Source on Resistance	$r_{DS(on)}$	$I_D = 60 \text{ A}, V_{GS} = -10 \text{ V}$	-	0.030	$\Omega$	
Turn-On Time	$t_{(on)}$	$V_{DD} = -30 \text{ V}, I_D = 30 \text{ A}$ $I_{g1} = I_{g2} = 2.0 \text{ A}$ $V_{GS}(\text{clamp}): -10 \text{ V}, +0.6 \text{ V}$ $R_L = 1.0 \Omega$	-	125	ns	
Turn-On Delay Time	$t_{d(on)}$		20 (typ)	-	ns	
Rise Time	$t_r$		60 (typ)	-	ns	
Turn-Off Delay Time	$t_{d(off)}$		65 (typ)	-	ns	
Fall Time	$t_f$		20 (typ)	-	ns	
Turn-Off Time	$t_{(off)}$		-	125	ns	
Total Gate Charge	$Q_{g(\text{total})}$		$V_{GS} = 0 \text{ to } -20 \text{ V}$	$V_{DD} = -48 \text{ V}$ $I_D = 60 \text{ A}$ $R_L = 0.8 \Omega$	-	450
Gate Charge at -10V	$Q_{g(-10V)}$	$V_{GS} = 0 \text{ to } -10 \text{ V}$	-		225	nC
Threshold Gate Charge	$Q_{g(th)}$	$V_{GS} = 0 \text{ to } -2 \text{ V}$	-		15	nC
Plateau Voltage	$V_{(\text{plateau})}$	$I_D = 60 \text{ A}, V_{DS} = -15 \text{ V}$	-	-8	V	
Turn-Off Energy Loss per Cycle	$E_{off}$	$V_{DD} = -30 \text{ V}, I_D = 30 \text{ A}, R_L = 1.0 \Omega$ $L = 0.2 \mu\text{H}, I_{g1} = I_{g2} = 2.0 \text{ A}$ $V_{GS}(\text{clamp}): -10 \text{ V}, +0.6 \text{ V}$	-	300	$\mu\text{J}$	
Thermal Resistance, Junction to Case	$R_{\theta JC}$		-	0.70	$^\circ\text{C/W}$	
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$		-	80	$^\circ\text{C/W}$	

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD} = 60 \text{ A}$	-	1.5	V
Reverse Recovery Time	$t_{rr}$	$I_{SD} = 60 \text{ A}, dI_{SD}/dt = 100 \text{ A}/\mu\text{s}$	-	200	ns

5

P-CHANNEL  
POWER MOSFETS

# RFG60P05E, RFG60P06E




FIGURE 1. RFG60P05E - SAFE OPERATING AREA CURVE




FIGURE 2. RFG60P06E - SAFE OPERATING AREA CURVE




FIGURE 3. RFG60P05E - UNCLAMPED-INDUCTIVE-SWITCHING SOA (SINGLE PULSE UIS SOA)




FIGURE 4. RFG60P06E - UNCLAMPED-INDUCTIVE-SWITCHING SOA (SINGLE PULSE UIS SOA)




FIGURE 5. MAXIMUM CONTINUOUS DRAIN CURRENT VS TEMPERATURE




FIGURE 6. NORMALIZED POWER DISSIPATION VS TEMPERATURE

# RFG60P05E, RFG60P06E




FIGURE 7. RFG60P05E - TYPICAL SATURATION CHARACTERISTICS




FIGURE 8. RFG60P06E - TYPICAL SATURATION CHARACTERISTICS




FIGURE 9. RFG60P05E - TYPICAL TRANSFER CHARACTERISTICS




FIGURE 10. RFG60P06E - TYPICAL TRANSFER CHARACTERISTICS




FIGURE 11. NORMALIZED  $r_{DS(ON)}$  VS JUNCTION TEMPERATURE




FIGURE 12. NORMALIZED GATE THRESHOLD VOLTAGE

5  
P-CHANNEL  
POWER MOSFETS

# RFG60P05E, RFG60P06E




FIGURE 13. DRAIN SOURCE BREAKDOWN VOLTAGE VS TEMPERATURE




FIGURE 14. TYPICAL CAPACITANCE VS VOLTAGE




FIGURE 15. RFG60P05E - NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE-CURRENT




FIGURE 16. RFG60P06E - NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE-CURRENT




FIGURE 17a. UIS TEST CIRCUIT




FIGURE 17b. UIS WAVEFORMS




FIGURE 18a. SWITCHING TEST CIRCUIT




FIGURE 18b. SWITCHING WAVEFORMS



# POWER MOSFETS

# 6

## LOGIC LEVEL POWER MOSFETS

DATA SHEETS		PAGE
2N6901	N-Channel Logic Level Power MOS Field-Effect Transistors (L <sup>2</sup> FET) .....	6-3
2N6902	N-Channel Logic Level Power MOS Field-Effect Transistors (L <sup>2</sup> FET) .....	6-7
2N6903	N-Channel Logic Level Power MOS Field-Effect Transistors (L <sup>2</sup> FET) .....	6-11
2N6904	N-Channel Logic Level Power MOS Field-Effect Transistors (L <sup>2</sup> FET) .....	6-15
RFL1N08L RFL1N10L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) .....	6-19
RFL1N12L RFL1N15L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) .....	6-23
RFL1N18L RFL1N20L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) .....	6-27
RFL2N05L RFL2N06L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) .....	6-31
RFW2N06RLE	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) .....	6-35
RFP2N08L RFP2N10L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) .....	6-40
RFP2N12L RFP2N15L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) .....	6-44
RFP2N18L RFP2N20L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) .....	6-48
RFP4N05L RFP4N06L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) .....	6-52
RFM8N18L/20L RFP8N18L/20L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) .....	6-56
RFM10N12L/15L RFP10N12L/15L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) .....	6-60
RFD12N06RLE RFD12N06RLESM RFP12N06RLE	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors .....	6-64
RFM12N08L/10L RFP12N08L/10L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) .....	6-70
RFD14N05L/05LSM RFP14N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors .....	6-74
RFM15N05L/06L RFP15N05L/06L	N-Channel Logic Level Power Field-Effect Transistors (L <sup>2</sup> FET) .....	6-79

# LOGIC LEVEL POWER MOSFETs (Continued)

DATA SHEETS		PAGE
RFD16N05L RFD16N05LSM	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors .....	6-83
RFP17N06L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors .....	6-88
RFP25N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors .....	6-92
RFP25N06L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (L <sup>2</sup> FET) .....	6-97
RFP50N05L RFG50N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors .....	6-102
RFD3055RLE RFD3055RLESM RFP3055RLE	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors .....	6-64

## N-Channel Logic Level Power MOS Field-Effect Transistors (L<sup>2</sup>FET)

August 1991

### Features


- 1.69A, 100V
- $r_{DS(on)} = 1.4\Omega$
- Design Optimized for 5V Gate Drive
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High input impedance
- Majority Carrier Device

### Description

The 2N6901 is an N-channel enhancement-mode silicon-gate power MOS field-effect transistor specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, therefore facilitating true on-off power control directly from logic circuit supply voltages.


The 2N6901 is supplied in the JEDEC TO-205AF metal package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings (T<sub>C</sub> = +25°C), Unless Otherwise Specified

	2N6901	UNITS
Drain-Source Voltage .....	V <sub>DS</sub> 100*	V
Drain-Gate Voltage (R <sub>GS</sub> = 1MΩ) .....	V <sub>DGR</sub> 100*	V
Continuous Drain Current		
T <sub>C</sub> = +25°C .....	I <sub>D</sub> 1.69*	A
Pulsed Drain Current .....	I <sub>DM</sub> 5*	A
Gate-Source Voltage .....	V <sub>GS</sub> ±10*	V
Maximum Power Dissipation		
T <sub>C</sub> = +25°C .....	P <sub>D</sub> 8.33*	W
Above T <sub>C</sub> = +25°C, Derate Linearly .....	0.0667*	W/°C
Operating and Storage Junction Temperature Range .....	T <sub>J</sub> , T <sub>STG</sub> -55 to +150*	°C
Maximum Lead Temperature for Soldering .....	T <sub>L</sub> 260*	°C
At distance > 1/8 in. (3.17mm) from seating plane for 10s max		

\*JEDEC registered values

# Specifications 2N6901

**ELECTRICAL CHARACTERISTICS at Case Temperature ( $T_c$ ) = 25°C unless otherwise specified.**


CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
* Drain-Source Breakdown Voltage	$BV_{DSS}$ $I_D = 1 \text{ mA}, V_{GS} = 0$	100	—	V
* Gate Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 1 \text{ mA}$	1	2	V
* Zero Gate Voltage Drain Current	$I_{DSS}$ $V_{DS} = 80 \text{ V}$	—	1	$\mu\text{A}$
	$T_c = 125^\circ\text{C}, V_{DS} = 80 \text{ V}$	—	50	
* Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = \pm 10 \text{ V}, V_{DS} = 0$	—	100	nA
* Drain-Source On Voltage	$V_{DS(on)}^a$ $I_D = 1.07 \text{ A}, V_{GS} = 5 \text{ V}$	—	1.5	V
	$I_D = 1.69 \text{ A}, V_{GS} = 5 \text{ V}$	—	2.4	
* Static Drain-Source On Resistance	$r_{DS(on)}^a$ $I_D = 1.07 \text{ A}, V_{GS} = 5 \text{ V}$	—	1.4	$\Omega$
	$T_c = 125^\circ\text{C}, I_D = 1.07 \text{ A}, V_{GS} = 5 \text{ V}$	—	2.6	
* Forward Transconductance	$g_{fs}^a$ $V_{DS} = 5 \text{ V}, I_D = 1.07 \text{ A}$	500	2000	mmho
* Input Capacitance	$C_{iss}$ $V_{DS} = 25 \text{ V}$	50	200	pF
* Output Capacitance	$C_{oss}$ $V_{GS} = 0 \text{ V}$	20	80	
* Reverse Transfer Capacitance	$C_{rss}$ $f = 0.1 \text{ MHz}$	5	20	
* Turn-On Delay Time	$t_d(on)$ $V_{DD} = 50 \text{ V}$	—	25	ns
* Rise Time	$t_r$ $I_D = 1.07 \text{ A}$	—	45	
* Turn-Off Delay Time	$t_d(off)$ $R_{gen} = R_{gs} = 15 \Omega$	—	45	
* Fall Time	$t_f$ $V_{GS} = 5 \text{ V}$	—	80	
* Thermal Resistance Junction-to-Case	$R_{\theta jc}$	—	15	$^\circ\text{C/W}$

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
* Diode Forward Voltage	$V_{SD}^a$ $I_{SD} = 1.69 \text{ A}$	0.8	1.6	V
* Reverse Recovery Time	$t_{rr}$ $I_F = 1 \text{ A}, dI_F/dt = 50 \text{ A}/\mu\text{s}$	—	250	ns

\*In accordance with JEDEC registration data.

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.



92CM-40707

Fig. 1 - Maximum operating areas.




Fig. 2 - Power dissipation vs. temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature.




Fig. 4 - Typical normalized drain-to-source on resistance to junction temperature.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Typical drain-to-source on resistance as a function of drain current.




Fig. 7 - Capacitance as a function of drain-to-source voltage.




Fig. 8 - Typical forward transconductance as a function of drain current.




Fig. 9 - Switching time test circuit.

## N-Channel Logic Level Power MOS Field-Effect Transistors (L<sup>2</sup>FET)

August 1991

### Features


- 12A, 100V
- $r_{DS(on)} = 0.2\Omega$
- Design Optimized for 5V Gate Drive
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6901 is an N-channel enhancement-mode silicon-gate power MOS field-effect transistor specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, therefore facilitating true on-off power control directly from logic circuit supply voltages.


The 2N6902 is supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	2N6902	UNITS
Drain-Source Voltage .....	$V_{DS}$ 100*	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$ 100*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ .....	$I_D$ 12*	A
Pulsed Drain Current .....	$I_{DM}$ 30*	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 10^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ .....	$P_D$ 75*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....	0.6*	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	$T_L$ 260*	$^\circ\text{C}$
At distance > 1/8 in. (3.17mm) from seating plane for 10s max		

\*JEDEC registered values

## Specifications 2N6902

### ELECTRICAL CHARACTERISTICS at Case Temperature ( $T_c = 25^\circ\text{C}$ ) unless otherwise specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
* Drain-Source Breakdown Voltage	$BV_{DSS}$ $I_D = 1\text{ mA}, V_{GS} = 0$	100	—	V
* Gate Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 1\text{ mA}$	1	2	V
* Zero Gate Voltage Drain Current	$I_{DSS}$ $V_{DS} = 80\text{ V}$	—	1	$\mu\text{A}$
	$T_C = 125^\circ\text{C}, V_{DS} = 80\text{ V}$	—	50	
* Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = \pm 10\text{ V}, V_{DS} = 0$	—	100	nA
* Drain-Source On Voltage	$V_{DS(on)}^a$ $I_D = 7.6\text{ A}, V_{GS} = 5\text{ V}$	—	1.52	V
	$I_D = 12\text{ A}, V_{GS} = 5\text{ V}$	—	3.3	
* Static Drain-Source On Resistance	$r_{DS(on)}^a$ $I_D = 7.6\text{ A}$	—	0.2	$\Omega$
	$T_C = 125^\circ\text{C}, I_D = 7.6\text{ A}, V_{GS} = 5\text{ V}$	—	0.32	
* Forward Transconductance	$g_{fs}^a$ $V_{DS} = 5\text{ V}, I_D = 7.6\text{ A}$	3	12	mho
* Input Capacitance	$C_{iss}$ $V_{DS} = 25\text{ V}$	350	900	pF
* Output Capacitance	$C_{oss}$ $V_{GS} = 0\text{ V}$	100	325	
* Reverse-Transfer Capacitance	$C_{rss}$ $f = 0.1\text{ MHz}$	25	100	
* Turn-On Delay Time	$t_d(on)$ $V_{DD} = 50\text{ V}$	—	50	ns
* Rise Time	$t_r$ $I_D = 7.6\text{ V}$	—	150	
* Turn-Off Delay Time	$t_d(off)$ $R_{gen} = R_{gs} = 15\ \Omega$	—	130	
* Fall Time	$t_f$ $V_{GS} = 5\text{ V}$	—	150	
* Thermal Resistance Junction-to-Case	$R\theta_{JC}$	—	1.67	$^\circ\text{C/W}$

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
* Diode Forward Voltage	$V_{SD}^a$ $I_{SD} = 12\text{ A}$	0.8	1.6	V
* Reverse Recovery Time	$t_{rr}$ $I_F = 4\text{ A}$ $dI_F/dt = 100\text{ A}/\mu\text{s}$	—	375	ns

\* In accordance with JEDEC registration data.

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$ , max., duty cycle = 2%.






Fig. 1 - Maximum safe operating areas.




Fig. 2 - Power dissipation vs. temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature.




Fig. 4 - Typical normalized drain-to-source on resistance to




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Typical drain-to-source on resistance as a function of drain current.




Fig. 7 - Capacitance as a function of drain-to-source voltage.




Fig. 8 - Typical forward transconductance as a function of drain current.




Fig. 9 - Switching time test circuit.

## N-Channel Logic Level Power MOS Field-Effect Transistors (L<sup>2</sup>FET)

August 1991

### Features

- 0.98A, 100V
- $r_{DS(on)} = 3.65\Omega$
- Design Optimized for 5V Gate Drive
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The 2N6903 is an N-channel enhancement-mode silicon-gate power MOS field-effect transistor specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, therefore facilitating true on-off power control directly from logic circuit supply voltages.

The 2N6903 is supplied in the JEDEC TO-205AF metal package.


### Package

TO-205AF  
BOTTOM VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	2N6903	UNITS
Drain-Source Voltage .....	$V_{DS}$ 200*	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$ 200*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ .....	$I_D$ 0.98*	A
Pulsed Drain Current .....	$I_{DM}$ 4*	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 10^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ .....	$P_D$ 8.33*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....	0.0667*	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	$T_L$ 260*	$^\circ\text{C}$
At distance > 1/8 in. (3.17mm) from seating plane for 10s max		

\*JEDEC registered values

6  
LOGIC LEVEL  
POWER MOSFETS

# Specifications 2N6903

**ELECTRICAL CHARACTERISTICS at Case Temperature ( $T_C$ ) = 25°C unless otherwise specified.**

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
* Drain-Source Breakdown Voltage	$BV_{DSS}$ $I_D = 1 \text{ mA}, V_{GS} = 0$	200	—	V
* Gate Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 1 \text{ mA}$	1	2	V
* Zero Gate Voltage Drain Current	$I_{DSS}$ $V_{DS} = 160 \text{ V}$	—	1	$\mu\text{A}$
	$T_C = 125^\circ\text{C}, V_{DS} = 160 \text{ V}$	—	50	
* Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = \pm 10 \text{ V}, V_{DS} = 0$	—	100	nA
* Drain-Source On Voltage	$V_{DS(on)}^a$ $I_D = 0.62 \text{ A}, V_{GS} = 5 \text{ V}$	—	2.26	V
	$I_D = 0.98 \text{ A}, V_{GS} = 5 \text{ V}$	—	6	
* Static Drain-Source On Resistance	$r_{DS(on)}^a$ $I_D = 0.62 \text{ A}, V_{GS} = 5 \text{ V}$	—	3.65	$\Omega$
	$T_C = 125^\circ\text{C}, I_D = 0.62 \text{ A}, V_{GS} = 5 \text{ V}$	—	7.7	
* Forward Transconductance	$g_{fs}^a$ $V_{DS} = 5 \text{ V}, I_D = 0.62 \text{ A}$	500	2000	mmho
* Input Capacitance	$C_{iss}$ $V_{DS} = 25 \text{ V}$	50	200	pF
* Output Capacitance	$C_{oss}$ $V_{GS} = 0 \text{ V}$	15	60	
* Reverse Transfer Capacitance	$C_{res}$ $f = 0.1 \text{ MHz}$	2	20	
* Turn-On Delay Time	$t_d(on)$ $V_{DD} = 100 \text{ V}$	—	25	ns
* Rise Time	$t_r$ $I_D = 0.62 \text{ A}$	—	30	
* Turn-Off Delay Time	$t_d(off)$ $R_{gen} = R_{gs} = 15 \Omega$	—	40	
* Fall Time	$t_f$ $V_{GS} = 5 \text{ V}$	—	80	
* Thermal Resistance Junction-to-Case	$R_{\theta jc}$	—	15	$^\circ\text{C/W}$

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
* Diode Forward Voltage	$V_{SD}^a$ $I_{SD} = 0.98 \text{ A}$	0.8	1.6	V
* Reverse Recovery Time	$t_{rr}$ $I_F = 1 \text{ A}, dI_F/dt = 50 \text{ A}/\mu\text{s}$	—	500	ns

\*In accordance with JEDEC registration data.

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.




Fig. 1 - Maximum operating areas.




Fig. 2 - Power dissipation vs. temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature.




Fig. 4 - Typical normalized drain-to-source on resistance to junction temperature.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Typical drain-to-source on resistance as a function of drain current.




Fig. 7 - Capacitance as a function of drain-to-source voltage.




Fig. 8 - Typical forward transconductance as a function of drain current.




Fig. 9 - Switching time test circuit.

## N-Channel Logic Level Power MOS Field-Effect Transistors (L<sup>2</sup>FET)

August 1991

### Features


- 8A, 200V
- $r_{DS(on)} = 0.6\Omega$
- Design Optimized for 5V Gate Drive
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6904 is an N-channel enhancement-mode silicon-gate power MOS field-effect transistor specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, therefore facilitating true on-off power control directly from logic circuit supply voltages.


The 2N6904 is supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	2N6904	UNITS
Drain-Source Voltage .....	$V_{DS}$ 200*	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$ 200*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ .....	$I_D$ 8*	A
Pulsed Drain Current .....	$I_{DM}$ 20*	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 10^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ .....	$P_D$ 75*	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....	0.6*	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering .....	$T_L$ 260*	$^\circ\text{C}$
At distance > 1/8 in. (3.17mm) from seating plane for 10s max		

\*JEDEC registered values

## Specifications 2N6904

### ELECTRICAL CHARACTERISTICS at Case Temperature ( $T_C = 25^\circ\text{C}$ ) unless otherwise specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
* Drain-Source Breakdown Voltage	$BV_{DSS}$ $I_D = 1\text{ mA}, V_{GS} = 0$	200	—	V
* Gate Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 1\text{ mA}$	1	2	V
* Zero Gate Voltage Drain Current	$I_{DSS}$ $V_{DS} = 160\text{ V}$	—	1	$\mu\text{A}$
	$T_C = 125^\circ\text{C}, V_{DS} = 160\text{ V}$	—	50	
* Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = \pm 10\text{ V}, V_{DS} = 0$	—	100	nA
* Drain-Source On Voltage	$V_{DS(on)}^a$ $I_D = 5.1\text{ A}, V_{GS} = 5\text{ V}$	—	3.06	V
	$I_D = 8\text{ A}, V_{GS} = 5\text{ V}$	—	5.5	
* Static Drain-Source On Resistance	$r_{DS(on)}^a$ $I_D = 5.1\text{ A}$	—	0.6	$\Omega$
	$T_C = 125^\circ\text{C}, I_D = 5.1\text{ A}, V_{GS} = 5\text{ V}$	—	1.11	
* Forward Transconductance	$g_{fs}^a$ $V_{DS} = 5\text{ V}, I_D = 5.1\text{ A}$	3	12	mho
* Input Capacitance	$C_{iss}$ $V_{DS} = 25\text{ V}$	350	900	pF
* Output Capacitance	$C_{oss}$ $V_{GS} = 0\text{ V}$	75	250	
* Reverse-Transfer Capacitance	$C_{rss}$ $f = 0.1\text{ MHz}$	20	100	
* Turn-On Delay Time	$t_d(on)$ $V_{DD} = 100\text{ V}$	—	45	ns
* Rise Time	$t_r$ $I_D = 5.1\text{ A}$	—	150	
* Turn-Off Delay Time	$t_d(off)$ $R_{gen} = R_{gs} = 15\ \Omega$	—	135	
* Fall Time	$t_f$ $V_{GS} = 5\text{ V}$	—	150	
* Thermal Resistance Junction-to-Case	$R\theta_{JC}$	—	1.67	$^\circ\text{C/W}$

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
* Diode Forward Voltage	$V_{SD}^a$ $I_{SD} = 8\text{ A}$	0.8	1.6	V
Reverse Recovery Time	$t_{rr}$ $I_F = 4\text{ A}$ $d_I/d_t = 100\text{ A}/\mu\text{s}$	—	625	ns

\* In accordance with JEDEC registration data.

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$ , max., duty cycle = 2%.






Fig. 1 - Maximum safe operating areas.




Fig. 2 - Power dissipation vs. temperature derating curve.






Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature.



6  
LOGIC LEVEL  
POWER MOSFETS




Fig. 6 - Typical drain-to-source on resistance as a function of drain current.




Fig. 7 - Capacitance as a function of drain-to-source voltage.




Fig. 8 - Typical forward transconductance as a function of drain current.




Fig. 9 - Switching time test circuit.

August 1991

### Features


- 1A, 80V and 100V
- $r_{DS(ON)} = 1.2\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFL1N08L and RFL1N10L are N-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFL series types are supplied in the JEDEC TO-205AF steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	RFL1N08L	RFL1N10L	UNITS
Drain-Source Voltage .....	$V_{DS}$ 80	100	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$ 80	100	V
Continuous Drain Current			
RMS Continuous .....	$I_D$ 1	1	A
Pulsed Drain Current .....	$I_{DM}$ 5	5	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 10$	$\pm 10$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	$P_D$ 8.33	8.33	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....	0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFL1N08L, RFL1N10L

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N08L		RFL1N10L		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	$V_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0$	80	-	100	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 65\text{V}$	-	1	-	-	$\mu\text{A}$
		$V_{DS} = 80\text{V}$	-	-	-	1	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ $V_{DS} = 65\text{V}$	-	50	-	-	$\mu\text{A}$
		$V_{DS} = 80\text{V}$	-	-	-	50	mA
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 10\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	1.2	-	1.2	V
		$I_D = 2\text{A}, V_{GS} = 5\text{V}$	-	2.9	-	2.9	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	1.2	-	1.2	$\Omega$
Forward Transconductance	$g_{fs}^*$	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	800	-	800	-	S (Ω)
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	$C_{OSS}$		-	80	-	80	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	35	-	35	pF
Turn-On Delay Time	$t_{d(on)}$		$I_D = 1\text{A}, V_{DD} = 50\text{V}$	10 (typ)	25	10 (typ)	25
Rise Time	$t_r$	$R_{GEN} = \infty,$ $R_{GS} = 6.25\text{V}, V_{GS} = 5\text{V}$	15 (typ)	45	15 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$		25 (typ)	45	25 (typ)	45	ns
Fall Time	$t_f$		30 (typ)	50	30 (typ)	50	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	15	-	15	$^\circ\text{C/W}$

\* Pulsed: Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N08L		RFL1N10L		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^*$	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	100 (typ)	100 (typ)	100 (typ)	100 (typ)	ns

\* Pulse Test: Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

# RFL1N08L, RFL1N10L




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

6  
LOGIC LEVEL  
POWER MOSFETS

# RFL1N08L, RFL1N10L




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

August 1991

### Features


- 1A, 120V and 150V
- $r_{DS(ON)} = 1.9\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High input impedance
- Majority Carrier Device

### Description

The RFL1N12L and RFL1N15L are N-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFL series types are supplied in the JEDEC TO-205AF metal package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	RFL1N12L	RFL1N15L	UNITS	
Drain-Source Voltage .....	$V_{DS}$	120	150	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$	120	150	V
Continuous Drain Current				
RMS Continuous .....	$I_D$	1	1	A
Pulsed Drain Current .....	$I_{DM}$	5	5	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 10$	$\pm 10$	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$ .....	$P_D$	8.33	8.33	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFL1N12L, RFL1N15L

Electrical Characteristics ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N12L		RFL1N15L		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0$	120	-	150	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 2\text{mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 100\text{V}$	-	1	-	-	$\mu\text{A}$
		$V_{DS} = 120\text{V}$	-	-	-	1	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ $V_{DS} = 100\text{V}$	-	50	-	-	$\mu\text{A}$
		$V_{DS} = 120\text{V}$	-	-	-	50	$\text{mA}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 10\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	1.9	-	1.9	V
		$I_D = 2\text{A}, V_{GS} = 5\text{V}$	-	4.6	-	4.6	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	1.9	-	1.9	$\Omega$
Forward Transconductance	$g_{fs}^*$	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	800	-	800	-	S ( $\bar{U}$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	$C_{OSS}$		-	80	-	80	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	35	-	35	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 75\text{V}$ $R_{GEN} = \infty,$ $R_{GS} = 6.25\Omega, V_{GS} = 5\text{V}$	10 (typ)	25	10 (typ)	25	ns
Rise Time	$t_r$		10 (typ)	45	10 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$		24 (typ)	45	24 (typ)	45	ns
Fall Time	$t_f$		30 (typ)	50	30 (typ)	50	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	15	-	15	$^\circ\text{C/W}$

\* Pulsed: Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N12L		RFL1N15L		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^*$	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	150 (typ)	150 (typ)	150 (typ)	150 (typ)	ns

\* Pulse Test: Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .



# RFL1N12L, RFL1N15L




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

6  
LOGIC LEVEL  
POWER MOSFETS

# RFL1N12L, RFL1N15L




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

August 1991

### Features


- 1A, 180V and 200V
- $r_{DS(ON)} = 3.65\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFL1N18L and RFL1N20L are N-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFL series types are supplied in the JEDEC TO-205AF metal package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	RFL1N18L	RFL1N20L	UNITS	
Drain-Source Voltage .....	$V_{DS}$	180	200	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$	180	200	V
Continuous Drain Current				
RMS Continuous .....	$I_D$	1	1	A
Pulsed Drain Current .....	$I_{DM}$	4	4	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 10$	$\pm 10$	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$ .....	$P_D$	8.33	8.33	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFL1N18L, RFL1N20L

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N18L		RFL1N20L		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0$	180	-	200	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 145\text{V}$	-	1	-	-	$\mu\text{A}$
		$V_{DS} = 160\text{V}$	-	-	-	1	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ $V_{DS} = 145\text{V}$	-	50	-	-	$\mu\text{A}$
		$V_{DS} = 160\text{V}$	-	-	-	50	$\text{mA}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 10\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	3.65	-	3.65	V
		$I_D = 2\text{A}, V_{GS} = 5\text{V}$	-	9.3	-	9.3	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	3.65	-	3.65	$\Omega$
Forward Transconductance	$g_{fs}^*$	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	800	-	800	-	S ( $\Omega$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	$C_{OSS}$		-	60	-	60	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	35	-	35	pF
Turn-On Delay Time	$t_{d(on)}$		$I_D = 1\text{A}, V_{DD} = 100\text{V}$ $R_{GEN} = \infty$ , $R_{GS} = 6.25\text{V}, V_{GS} = 5\text{V}$	10 (typ)	25	10 (typ)	25
Rise Time	$t_r$	10 (typ)		30	10 (typ)	30	ns
Turn-Off Delay Time	$t_{d(off)}$	25 (typ)		40	25 (typ)	40	ns
Fall Time	$t_f$	30 (typ)		50	30 (typ)	50	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	-		15	-	15	$^\circ\text{C/W}$

\* Pulsed: Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N18L		RFL1N20L		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^*$	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	200 (typ)	200 (typ)	200 (typ)	200 (typ)	ns

\* Pulse Test: Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

# RFL1N18L, RFL1N20L




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

6  
LOGIC LEVEL  
POWER MOSFETS




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

# RFL2N05L RFL2N06L

## N-Channel Logic Level Power Field-Effect Transistors (L<sup>2</sup>FET)

August 1991

### Features


- 2A, 50V and 60V
- $r_{DS(ON)} = 0.95\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFL2N05L and RFL2N06L are N-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFL series types are supplied in the JEDEC TO-205AF metal package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	RFL2N05L	RFL2N06L	UNITS
Drain-Source Voltage .....	50	50	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	50	60	V
Continuous Drain Current			
RMS Continuous .....	2	2	A
Pulsed Drain Current .....	10	10	A
Gate-Source Voltage .....	$\pm 10$	$\pm 10$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	8.33	8.33	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....	0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFL2N05L, RFL2N06L

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL2N05L		RFL2N06L		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0$	50	-	60	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 2\text{mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 40\text{V}$	-	1	-	-	$\mu\text{A}$
		$V_{DS} = 50\text{V}$	-	-	-	1	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ $V_{DS} = 40\text{V}$	-	50	-	-	$\mu\text{A}$
		$V_{DS} = 50\text{V}$	-	-	-	50	$\text{mA}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 10\text{V}, V_{DS} = 0$	-	100	-	100	$\text{nA}$
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	0.95	-	0.95	V
		$I_D = 2\text{A}, V_{GS} = 5\text{V}$	-	2.0	-	2.0	V
		$I_D = 4\text{A}, V_{GS} = 7.5\text{V}$	-	4.8	-	4.8	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	0.95	-	0.95	$\Omega$
Forward Transconductance	$g_{fs}^*$	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	800	-	800	-	S ( $\Omega$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	225	-	225	$\text{pF}$
Output Capacitance	$C_{OSS}$		-	100	-	100	$\text{pF}$
Reverse Transfer Capacitance	$C_{RSS}$		-	40	-	40	$\text{pF}$
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 30\text{V}$ $R_{GEN} = \infty,$ $R_{GS} = 6.25\text{V}, V_{GS} = 5\text{V}$	10 (typ)	20	10 (typ)	20	ns
Rise Time	$t_r$		65 (typ)	130	65 (typ)	130	ns
Turn-Off Delay Time	$t_{d(off)}$		20 (typ)	40	20 (typ)	40	ns
Fall Time	$t_f$		30 (typ)	60	30 (typ)	60	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$			-	15	-	15

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL2N05L		RFL2N06L		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^*$	$I_{SD} = 1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2\text{A}$ $dI_F/dt = 100\text{A}/\mu\text{s}$	150 (typ)	150 (typ)	150 (typ)	150 (typ)	ns

\* Pulse Test: Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .



# RFL2N05L, RFL2N06L




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Power dissipation vs. case temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance vs. junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

6  
LOGIC LEVEL  
POWER MOSFETS

# RFL2N05L, RFL2N06L




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

## N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors

May 1992

### Features


- 2A, 60V
- $r_{DS(on)} = 0.160\Omega$
- UIS Rating Curve (Single Pulse)
- Design Optimized For 5 Volt Gate Drive
- Can be Driven Directly from CMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- Electrostatic Discharge Protected

### Description


The RFW2N06RLE (TA9861) N-Channel logic level ESD protected power MOSFET is manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. The RFW2N06RLE was designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, switching regulators, switching converters, motor and relay drivers and emitter switches for bipolar transistors. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate biases in the 3-5 volt range, thereby facilitating true on-off power control directly from logic circuit supply voltages.

The RFW2N06RLE is supplied in the 4-pin hexdip plastic package. (Similar to JEDEC outline TO-250)

### Package



### Terminal Diagram



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ )

			UNITS
Drain Source Voltage	$V_{DSS}$	60	V
Drain Gate Voltage	$V_{DGR}$	60	V
Gate Source Voltage	$V_{GS}$	+10, -5	V
Drain Current			
RMS Continuous	$I_D$	2	A
Pulsed Drain Current	$I_{DM}$	14	A
Single Pulse Avalanche Rating	$E_{AS}$	Refer to UIS Curve	
Electrostatic Discharge Rating, MIL-STD-883, Category B(2)	ESD	2	KV
Power Dissipation			
$T_C = +25^\circ\text{C}$	$P_D$	1.09	W
Derate Above $+25^\circ\text{C}$	$P_T$	0.009	W/ $^\circ\text{C}$
Operating and Storage Temperature	$T_{STG}, T_J$	-55 to +150	$^\circ\text{C}$

## Specifications RFW2N06RLE

**Electrical Characteristics** Case Temperature ( $T_C$ ) = +25°C, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 0.25mA, V_{GS} = 0V$	60	-	-	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25mA$	1	-	2	V	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 60V, V_{GS} = 0V$	$T_C = +25^\circ C$	-	-1	1	$\mu A$
			$T_C = +150^\circ C$	-	-	50	$\mu A$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = +10V, V_{DS} = -5V$	-	-	10	$\mu A$	
			-	-	10	$\mu A$	
On Resistance	$r_{DS(on)}$	$I_D = 2A, V_{GS} = 5.0V, I_D = 2A, V_{GS} = 4.3V$	-	-	160	m $\Omega$	
			-	-	200	m $\Omega$	
Turn-On Time	$t_{on}$	$V_{DD} = 30V, I_D = 2A, R_L = 15, V_{GS} = 5V, R_{GS} = 25\Omega$	-	-	100	ns	
Turn-On Delay Time	$t_{d(on)}$		-	13	-	ns	
Rise Time	$t_r$		-	42	-	ns	
Turn-Off Delay Time	$t_{d(off)}$		-	95	-	ns	
Fall Time	$t_f$		-	45	-	ns	
Turn-Off Time	$t_{off}$		-	-	200	ns	
Total Gate Charge	$Q_{g(tot)}$		$V_{GS} = 0$ to 10V	$V_{DD} = 48V, I_D = 2A, R_L = 24\Omega$	-	20	30
Gate Charge at 5V	$Q_g(5)$	$V_{GS} = 0$ to 5V	-		11	16	nC
Threshold Gate Charge	$Q_g(th)$	$V_{GS} = 0$ to 1V	-		0.6	1.0	nC
Plateau Voltage	$V_{(plateau)}$	$I_D = 2A, V_{DS} = 15V$	-	-	4.3	V	
Input Capacitance	$C_{iss}$	$V_{DS} = 25V, V_{GS} = 0V, f = 1MHz$	-	535	-	pF	
Output Capacitance	$C_{oss}$		-	175	-	pF	
Reverse Transfer Capacitance	$C_{rss}$		-	32	-	pF	
Turn-Off Energy Loss per Cycle	$E_{off}$	$V_{DD} = 30V, I_D = 2A, L = 0.21\mu H, R_L = 15\Omega, V_{GS} = 5V, R_{GS} = 25\Omega$	-	-	10	$\mu J$	
Thermal Resistance Junction to Ambient	$R_{\theta JA}$		-	-	115	$^\circ C/W$	

### Source-Drain Diode Ratings And Characteristics

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Forward Voltage	$V_{SD}$	$I_{SD} = 2A$	-	-	1.2	V
Reverse Recovery Time	$t_{rr}$	$I_{SD} = 2A, dI_{SD}/dt = 100A/\mu s$	-	-	200	ns

Performance Curves




FIGURE 1. SAFE-OPERATING AREA CURVE




FIGURE 2. UNCLAMPED INDUCTIVE-SWITCHING




FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT vs TEMPERATURE




FIGURE 4. NORMALIZED POWER DISSIPATION vs TEMPERATURE DERATING CURVE




FIGURE 5. TYPICAL SATURATION CHARACTERISTICS




FIGURE 6. TYPICAL TRANSFER CHARACTERISTICS

Performance Curves (Continued)




FIGURE 7. NORMALIZED  $r_{DS(on)}$  vs  $V_{GS}$




FIGURE 8. NORMALIZED  $r_{DS(on)}$  vs JUNCTION TEMPERATURE




FIGURE 9. NORMALIZED GATE THRESHOLD VOLTAGE vs TEMPERATURE




FIGURE 10. NORMALIZED DRAIN SOURCE BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 11. TYPICAL CAPACITANCE vs VOLTAGE




FIGURE 12. TYPICAL SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT. REFER TO APPLICATION NOTES AN7254 AND AN7260

Performance Curves (Continued)




FIGURE 13. RESISTIVE SWITCHING TEST CIRCUITS




FIGURE 14. RESISTIVE SWITCHING WAVEFORMS




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS



# RFP2N08L RFP2N10L

## N-Channel Logic Level Power Field-Effect Transistors (L<sup>2</sup>FET)

August 1991

### Features


- 2A, 80V and 100V
- $r_{DS(ON)} = 1.05\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFP2N08L and RFP2N10L are N-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFP series types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	RFP2N08L	RFP2N10L	UNITS
Drain-Source Voltage .....	$V_{DS}$ 80	100	V
Drain-Gate Voltage ( $R_{GS} = 1\text{M}\Omega$ ) .....	$V_{DGR}$ 80	100	V
Continuous Drain Current .....			
RMS Continuous .....	$I_D$ 2	2	A
Pulsed Drain Current .....	$I_{DM}$ 5	5	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 10$	$\pm 10$	V
Maximum Power Dissipation .....			
$T_C = +25^\circ\text{C}$ .....	$P_D$ 25	25	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....	0.2	0.2	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	$^\circ\text{C}$



## Specifications RFP2N08L, RFP2N10L

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N08L		RFP2N10L		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	$V_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0$	80	-	100	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 65\text{V}$	-	1	-	-	$\mu\text{A}$
		$V_{DS} = 80\text{V}$	-	-	-	1	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ $V_{DS} = 65\text{V}$	-	50	-	-	$\mu\text{A}$
		$V_{DS} = 80\text{V}$	-	-	-	50	mA
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 10\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	1.05	-	1.05	V
		$I_D = 2\text{A}, V_{GS} = 5\text{V}$	-	2.5	-	2.5	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	1.05	-	1.05	$\Omega$
Forward Transconductance	$g_{fs}^*$	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	800	-	800	-	S ( $\Omega$ )
Input Capacitance	$C_{iSS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	$C_{OSS}$		-	80	-	80	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	35	-	35	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 50\text{V}$ $R_{GEN} = \infty,$ $R_{GS} = 6.25\text{V}, V_{GS} = 5\text{V}$	10 (typ)	25	10 (typ)	25	ns
Rise Time	$t_r$		15 (typ)	45	15 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$		25 (typ)	45	25 (typ)	45	ns
Fall Time	$t_f$		20 (typ)	25	20 (typ)	25	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	5	-	5	$^\circ\text{C/W}$

\* Pulsed: Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N08L		RFP2N10L		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^*$	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	100 (typ)	100 (typ)	100 (typ)	100 (typ)	ns

\* Pulse Test: Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

6  
LOGIC LEVEL  
POWER MOSFETS

# RFP2N08L, RFP2N10L




Fig. 1 — Maximum operating areas for all types.






Fig. 2 — Power dissipation vs. temperature derating curve for all types.




92CS-37341

Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.



92CS-37342

Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.



92CS-37343

Fig. 5 — Typical transfer characteristics for all types.

# RFP2N08L, RFP2N10L




Fig. 6 - Normalized switching waveforms for constant gate-current drive.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

6  
LOGIC LEVEL  
POWER MOSFETS

August 1991

### Features


- 2A, 120V and 150V
- $r_{DS(ON)} = 1.75\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFP2N12L and RFP2N15L are N-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFP series types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	RFP2N12L	RFP2N15L	UNITS	
Drain-Source Voltage .....	$V_{DS}$	120	120	V
Drain-Gate Voltage ( $R_{GS} = 1\text{M}\Omega$ ) .....	$V_{DGR}$	120	150	V
Continuous Drain Current				
RMS Continuous .....	$I_D$	2	2	A
Pulsed Drain Current .....	$I_{DM}$	5	5	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 10$	$\pm 10$	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$ .....	$P_D$	25	25	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.2	0.2	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFP2N12L, RFP2N15L

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N12L		RFP2N15L		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0$	120	-	150	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 2\text{mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 100\text{V}$	-	1	-	-	$\mu\text{A}$
		$V_{DS} = 120\text{V}$	-	-	-	1	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ $V_{DS} = 100\text{V}$	-	50	-	-	$\mu\text{A}$
		$V_{DS} = 120\text{V}$	-	-	-	50	$\text{mA}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 10\text{V}, V_{DS} = 0$	-	100	-	100	$\text{nA}$
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	1.75	-	1.75	V
		$I_D = 2\text{A}, V_{GS} = 5\text{V}$	-	4.2	-	4.2	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	1.75	-	1.75	$\Omega$
Forward Transconductance	$g_{fs}^*$	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	800	-	800	-	S ( $\Omega$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	$\text{pF}$
Output Capacitance	$C_{OSS}$		-	80	-	80	$\text{pF}$
Reverse Transfer Capacitance	$C_{RSS}$		-	35	-	35	$\text{pF}$
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 75\text{V}$ $R_{GEN} = \infty,$ $R_{GS} = 6.25\text{V}, V_{GS} = 5\text{V}$	10 (typ)	25	10 (typ)	25	ns
Rise Time	$t_r$		10 (typ)	45	10 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$		24 (typ)	45	24 (typ)	45	ns
Fall Time	$t_f$		20 (typ)	25	20 (typ)	25	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	5	-	5	$^\circ\text{C/W}$

\* Pulsed; Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N12L		RFP2N15L		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^*$	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	150 (typ)	150 (typ)	150 (typ)	150 (typ)	ns

\* Pulse Test: Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

# RFP2N12L, RFP2N15L




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

# RFP2N12L, RFP2N15L




Fig. 6 - Normalized switching waveforms for constant gate-current drive.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

6  
LOGIC LEVEL  
POWER MOSFETS

# RFP2N18L

# RFP2N20L

## N-Channel Logic Level Power Field-Effect Transistors (L<sup>2</sup>FET)

August 1991

### Features


- 2A, 180V and 200V
- $r_{DS(ON)} = 3.5\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFP2N18L and RFP2N20L are N-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFP series types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	RFP2N18L	RFP2N20L	UNITS	
Drain-Source Voltage .....	$V_{DS}$	180	200	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$	180	200	V
Continuous Drain Current				
RMS Continuous .....	$I_D$	2	2	A
Pulsed Drain Current .....	$I_{DM}$	4	4	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 10$	$\pm 10$	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$ .....	$P_D$	25	25	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.2	0.2	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ\text{C}$



## Specifications RFP2N18L, RFP2N20L

Electrical Characteristics ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N18L		RFP2N20L		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	$V_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0$	180	-	200	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 145\text{V}$	-	1	-	-	$\mu\text{A}$
		$V_{DS} = 160\text{V}$	-	-	-	1	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ $V_{DS} = 145\text{V}$	-	50	-	-	$\mu\text{A}$
		$V_{DS} = 160\text{V}$	-	-	-	50	mA
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 10\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	3.5	-	3.5	V
		$I_D = 2\text{A}, V_{GS} = 5\text{V}$	-	9	-	9	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	3.5	-	3.5	$\Omega$
Forward Transconductance	$g_{fs}^*$	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	800	-	800	-	S ( $\text{S}$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	$C_{OSS}$		-	60	-	60	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	35	-	35	pF
Turn-On Delay Time	$t_{d(on)}$		$I_D = 1\text{A}, V_{DD} = 100\text{V}$	10 (typ)	25	10 (typ)	25
Rise Time	$t_r$	$R_{GEN} = \infty,$ $R_{GS} = 6.25\text{V}, V_{GS} = 5\text{V}$	10 (typ)	30	10 (typ)	30	ns
Turn-Off Delay Time	$t_{d(off)}$		25 (typ)	40	25 (typ)	40	ns
Fall Time	$t_f$		20 (typ)	25	20 (typ)	25	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	5	-	5	$^\circ\text{C/W}$

\* Pulsed: Pulse duration = 300 $\mu\text{s}$  max., duty cycle = 2%.

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N18L		RFP2N20L		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^*$	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	200 (typ)	200 (typ)	200 (typ)	200 (typ)	ns

\* Pulse Test: Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

6  
LOGIC LEVEL  
POWER MOSFETS

# RFP2N18L, RFP2N20L




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

# RFP2N18L, RFP2N20L




Fig. 6 - Normalized switching waveforms for constant gate-current drive.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

6  
LOGIC LEVEL  
POWER MOSFETS

August 1991

### Features


- 4A, 50V and 60V
- $r_{DS(ON)} = 0.8\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFP4N05L and RFP4N06L are N-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFP series types are supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	RFP4N05L	RFP4N06L	UNITS	
Drain-Source Voltage .....	$V_{DS}$	50	60	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$	50	60	V
Continuous Drain Current				
RMS Continuous .....	$I_D$	4	4	A
Pulsed Drain Current .....	$I_{DM}$	10	10	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 10$	$\pm 10$	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$ .....	$P_D$	25	25	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.2	0.2	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ\text{C}$

## Specifications RFP4N05L, RFP4N06L

Electrical Characteristics ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP4N05L		RFP4N06L		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0$	50	-	60	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 2\text{mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 40\text{V}$	-	1	-	-	$\mu\text{A}$
		$V_{DS} = 50\text{V}$	-	-	-	1	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ $V_{DS} = 40\text{V}$	-	50	-	-	$\mu\text{A}$
		$V_{DS} = 50\text{V}$	-	-	-	50	mA
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 10\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	0.8	-	0.8	V
		$I_D = 2\text{A}, V_{GS} = 5\text{V}$	-	2.0	-	2.0	V
		$I_D = 4\text{A}, V_{GS} = 7.5\text{V}$	-	4.8	-	4.8	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	0.8	-	0.8	$\Omega$
Forward Transconductance	$g_{fs}^*$	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	800	-	800	-	S ( $\Omega$ )
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	225	-	225	pF
Output Capacitance	$C_{OSS}$		-	100	-	100	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	40	-	40	pF
Turn-On Delay Time	$t_{d(on)}$		$I_D = 1\text{A}, V_{DD} = 30\text{V}$ $R_{GEN} = \infty,$ $R_{GS} = 6.25\text{V}, V_{GS} = 5\text{V}$	10 (typ)	20	10 (typ)	20
Rise Time	$t_r$		65 (typ)	130	65 (typ)	130	ns
Turn-Off Delay Time	$t_{d(off)}$		20 (typ)	40	20 (typ)	40	ns
Fall Time	$t_f$		30 (typ)	60	30 (typ)	60	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	5	-	5	$^\circ\text{C/W}$

6  
LOGIC LEVEL  
POWER MOSFETS

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP4N05L		RFP4N06L		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	$V_{SD}^*$	$I_{SD} = 1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	$t_{rr}$	$I_F = 2\text{A}$ $dI_F/dt = 100\text{A}/\mu\text{s}$	150 (typ)	150 (typ)	150 (typ)	150 (typ)	ns

\* Pulse Test: Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

# RFP4N05L, RFP4N06L




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Power dissipation vs. case temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance vs. junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

# RFP4N05L, RFP4N06L




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

6  
LOGIC LEVEL  
POWER MOSFETS

# RFM8N18L/20L

# RFP8N18L/20L

N-Channel Logic Level  
Power Field-Effect Transistors (L<sup>2</sup>FET)

August 1991

### Features



- 8A, 180V and 200V
- $r_{DS(ON)} = 0.5\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFM8N18L and RFM8N20L and the RFP8N18L and RFP8N20L are N-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	RFM8N18L	RFM8N20L	RFP8N18L	RFP8N20L	UNITS	
Drain-Source Voltage .....	$V_{DS}$	180	200	180	200	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$	180	200	180	200	V
Continuous Drain Current						
RMS Continuous .....	$I_D$	8	8	8	8	A
Pulsed Drain Current .....	$I_{DM}$	20	20	20	20	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 10$	$\pm 10$	$\pm 10$	$\pm 10$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	75	75	60	60	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						



# Specifications RFM8N18L, RFM8N20L, RFP8N18L, RFP8N20L

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c$ )=25° C unless otherwise specified.**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM8N18L RFP8N18L		RFM8N20L RFP8N20L		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DS}$	$I_D=1\text{ mA}$ $V_{GS}=0$	180	—	200	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	1	2	1	2	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=145\text{ V}$ $V_{DS}=160\text{ V}$	—	1	—	—	$\mu\text{A}$
		$T_C=125^\circ\text{ C}$ $V_{DS}=145\text{ V}$ $V_{DS}=160\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 10\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=4\text{ A}$ $V_{GS}=5\text{ V}$	—	2.0	—	2.0	V
		$I_D=8\text{ A}$ $V_{GS}=5\text{ V}$	—	4.6	—	4.6	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=4\text{ A}$ $V_{GS}=5\text{ V}$	—	0.5	—	0.5	$\Omega$
Forward Transconductance	$g_s^a$	$V_{DS}=10\text{ V}$ $I_D=4\text{ A}$	3.0	—	3.0	—	mho
Input Capacitance	$C_{iss}$	$V_{DS}=25\text{ V}$	—	900	—	900	pF
Output Capacitance	$C_{oss}$	$V_{GS}=0\text{ V}$	—	250	—	250	
Reverse-Transfer Capacitance	$C_{rss}$	$f=1\text{ MHz}$	—	120	—	120	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=50\text{ V}$ $I_D=4\text{ A}$ $R_{gen}=\infty$ $R_{gs}=6.25\ \Omega$ $V_{GS}=5\text{ V}$	15(typ)	45	15(typ)	45	ns
Rise Time	$t_r$		45(typ)	150	45(typ)	150	
Turn-Off Delay Time	$t_d(off)$		100(typ)	135	100(typ)	135	
Fall Time	$t_f$		60(typ)	105	60(typ)	105	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM8N18L, RFM8N20L	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP8N18L, RFP8N20L	—	2.083	—	2.083	

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM8N18L RFP8N18L		RFM8N20L RFP8N20L		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD}=4\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F=4\text{ A}$ $d_{IF}/d_t=100\text{ A}/\mu\text{s}$	250(typ)		250(typ)		ns

\*Pulse Test: Width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$ .

**6**  
LOGIC LEVEL  
POWER MOSFETS




Fig. 1 — Maximum safe operating areas for all types.




Fig. 2 — Power vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

# RFM8N18L, RFM8N20L, RFP8N18L, RFP8N20L




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

6  
LOGIC LEVEL  
POWER MOSFETS

# RFM10N12L/15L

# RFP10N12L/15L

N-Channel Logic Level  
Power Field-Effect Transistors ( $L^2$ FET)

August 1991

### Features



- 10A, 120V and 150V
- $r_{DS(ON)} = 0.3\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFM10N12L and RFM10N15L and the RFP10N12L and RFP10N15L are N-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	RFM10N12L	RFM10N15L	RFP10N12L	RFP10N15L	UNITS	
Drain-Source Voltage .....	$V_{DS}$	120	150	120	150	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$	120	150	120	150	V
Continuous Drain Current						
RMS Continuous .....	$I_D$	10	10	10	10	A
Pulsed Drain Current .....	$I_{DM}$	25	25	25	25	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 10$	$\pm 10$	$\pm 10$	$\pm 10$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	75	75	60	60	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

# Specifications RFM10N12L, RFM10N15L, RFP10N12L, RFP10N15L

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c = 25^\circ\text{C}$ ) unless otherwise specified**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM10N12L RFP10N12L		RFM10N15L RFP10N15L		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1\text{ mA}$ $V_{GS} = 0$	120	—	150	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 2\text{ mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 100\text{ V}$	—	1	—	—	$\mu\text{A}$
		$V_{DS} = 120\text{ V}$	—	—	—	1	
		$T_c = 125^\circ\text{C}$ $V_{DS} = 100\text{ V}$	—	50	—	—	
		$V_{DS} = 120\text{ V}$	—	—	—	50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 10\text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 5\text{ A}$ $V_{GS} = 5\text{ V}$	—	1.5	—	1.5	V
		$I_D = 10\text{ A}$ $V_{GS} = 5\text{ V}$	—	4	—	4	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 5\text{ A}$ $V_{GS} = 5\text{ V}$	—	0.3	—	0.3	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS} = 10\text{ V}$ $I_D = 5\text{ A}$	4.0	—	4.0	—	mho
Input Capacitance	$C_{iss}$	$V_{DS} = 25\text{ V}$	—	1200	—	1200	pF
Output Capacitance	$C_{oss}$	$V_{GS} = 0\text{ V}$	—	250	—	250	
Reverse-Transfer Capacitance	$C_{rss}$	$f = 1\text{ MHz}$	—	120	—	120	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 75\text{ V}$ $I_D = 5\text{ A}$ $R_{gen} = \infty$ $R_{gs} = 6.25\ \Omega$ $V_{GS} = 5\text{ V}$	15(typ)	60	15(typ)	60	ns
Rise Time	$t_r$		50(typ)	135	50(typ)	135	
Turn-Off Delay Time	$t_{d(off)}$		90(typ)	135	90(typ)	135	
Fall Time	$t_f$		90(typ)	135	90(typ)	135	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM10N12L, RFM10N15L	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP10N12L, RFP10N15L	—	2.083	—	2.083	

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM10N12L RFP10N12L		RFM10N15L RFP10N15L		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}^a$	$I_{SD} = 5\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F = 4\text{ A}$ , $dI_F/dt = 100\text{ A}/\mu\text{s}$	150 (typ.)		150 (typ.)		ns

<sup>a</sup> Pulse Test: Width  $\leq 300\ \mu\text{s}$ , Duty cycle  $\leq 2\%$

**6**  
LOGIC LEVEL  
POWER MOSFETS




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance vs. junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

# RFM10N12L, RFM10N15L, RFP10N12L, RFP10N15L




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.



## RFD12N06RLE, RFD12N06RLESM RFP12N06RLE, RFD3055RLE RFD3055RLESM, RFP3055RLE

### N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)

May 1992

#### Features

- 12A, 60V
- $r_{DS(on)} = 0.135\Omega$  (12N06)
- $r_{DS(on)} = 0.180\Omega$  (3055)
- Electrostatic Discharge Rated
- UIS SOA Rating Curve (Single Pulse)
- Design Optimized for 5V Gate Drive
- Can be Driven Directly from CMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


#### Description

These N-channel logic-level ESD protected power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use with logic-level (5V) driving sources in applications such as programmable controllers, automotive switching, switching regulators, switching converters, motor drivers, relay drivers and emitter switches for bipolar transistors. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFD12N06RLE and RFD3055RLE are supplied in the JEDEC TO-251, RFD12N06RLESM and RFD3055RLESM in the JEDEC TO-252, and RFP12N06RLE and RFP3055RLE in the JEDEC TO-220AB plastic package.

#### Packages


RFD12N06RLE, RFD3055RLE  
TO-251  
TOP VIEW



RFD12N06RLESM, RFD3055RLESM  
TO-252  
TOP VIEW




RFP12N06RLE, RFP3055RLE  
TO-220AB  
TOP VIEW



#### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



#### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

		UNITS
Drain-Source Voltage	$V_{DS}$	60 V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ )	$V_{DGR}$	60 V
Continuous Drain Current		
RMS Continuous	$I_D$	12 A
Pulsed Drain Current	$I_{DM}$	26 A
Gate-Source Voltage	$V_{GS}$	+10 -5V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$	$P_D$	40 W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly		0.32 W/ $^\circ\text{C}$
Single Pulse Avalanche Rating, Refer to UIS SOA Curve Electrostatic Discharge Rating, ESD, MIL-STD-883, Category B(2)		2 KV
Operating and Storage Junction Temperature Range	$T_J, T_{STG}$	-55 to +150 $^\circ\text{C}$



**RFD12N06RLE, RFD12N06RLESM, RFP12N06RLE,  
RFD3055RLE, RFD3055RLESM, RFP3055RLE**

**ELECTRICAL CHARACTERISTICS, Case Temperature ( $T_c$ ) = 25°C Unless Otherwise Specified**

CHARACTERISTIC		TEST CONDITIONS	LIMITS		UNITS	
			RFD12N06RLE RFD12N06RLESM RFP12N06RLE			
			Min	Max		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 0.25 \text{ mA}$ $V_{GS} = 0 \text{ V}$	60	—	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 0.25 \text{ mA}$	1	2		
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 60 \text{ V}$ , $V_{GS} = 0 \text{ V}$ $T_C = 150^\circ \text{ C}$	—	1 50	$\mu\text{A}$	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = +10 \text{ V}$ $V_{GS} = -5 \text{ V}$	—	10 10		
On Resistance	$r_{DS(on)}$	$V_{GS} = 5.0 \text{ V}$ , $I_D = 12 \text{ A}$ $V_{GS} = 4.0 \text{ V}$ , $I_D = 12 \text{ A}$	—	0.135 0.160	$\Omega$	
Turn-On Time	$t_{(on)}$	See Fig. 13 $V_{DD} = 30 \text{ V}$ , $I_D = 6 \text{ A}$ $R_L = 5.0 \Omega$ $I_{g1} = I_{g2} = 0.4 \text{ A}$ $V_{GS(clamp)} = +5 \text{ V}$ , $-0.6 \text{ V}$	—	60	ns	
Turn-On Delay Time	$t_{d(on)}$		12 (typ)	—		
Rise Time	$t_r$		20 (typ)	—		
Turn-Off Delay Time	$t_{d(off)}$		24 (typ)	—		
Fall Time	$t_f$		12 (typ)	—		
Turn-Off Time	$t_{(off)}$		—	60		
Total Gate Charge	$Q_{g(tot)}$	$V_{GS} = 0-10 \text{ V}$	$V_{DD} = 48 \text{ V}$ $I_D = 12 \text{ A}$ $R_L = 4.0 \Omega$	—	40	nC
Gate Charge at 5 Volts	$Q_{g(5)}$	$V_{GS} = 0-5 \text{ V}$		—	20	
Threshold Gate Charge	$Q_{g(th)}$	$V_{GS} = 0-1 \text{ V}$		—	1.5	
Plateau Voltage	$V_{(plateau)}$	$I_D = 12 \text{ A}$ , $V_{DS} = 15 \text{ V}$	—	4.0	V	
Turn-Off Energy Loss per Cycle	$E_{off}$	$V_{DD} = 30 \text{ V}$ , $I_D = 6 \text{ A}$ $L = 0.2 \mu\text{H}$ , $I_{g1} = I_{g2} = 0.4 \text{ A}$ $V_{GS(clamp)} = +5.0 \text{ V}$ , $-0.6 \text{ V}$ $R_L = 5.0 \Omega$	—	10	$\mu\text{J}$	
Thermal Resistance Junction to Case	$R\theta_{JC}$		—	3.125	$^\circ\text{C/W}$	
Thermal Resistance Junction to Ambient	$R\theta_{JA}$	TO-251 & TO-252 packages TO-220 package	—	100 80		

**SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS**

Forward Voltage	$V_{SD}$	$I_{SD} = 12 \text{ A}$	—	1.2	V
Reverse Recovery Time	$t_{rr}$	$I_F = 12 \text{ A}$ $dt_F/dt = 100 \text{ A}/\mu\text{s}$	—	200	ns

**6**  
LOGIC LEVEL  
POWER MOSFETS

**RFD12N06RLE, RFD12N06RLESM, RFP12N06RLE,  
RFD3055RLE, RFD3055RLESM, RFP3055RLE**

**ELECTRICAL CHARACTERISTICS, Case Temperature ( $T_c$ ) = 25° C Unless Otherwise Specified**

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		RFD3055RLE RFD3055RLESM RFP3055RLE			
		Min	Max		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 0.25 \text{ mA}$ $V_{GS} = 0 \text{ V}$	60	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ , $I_D = 0.25 \text{ mA}$ $T_j = 150^\circ \text{ C}$	1 0.6	2 1.6	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 60 \text{ V}$ , $V_{GS} = 0 \text{ V}$ $T_c = 150^\circ \text{ C}$	—	1 50	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = +10 \text{ V}$ $V_{GS} = -5 \text{ V}$	—	10 10	
On Resistance	$r_{DS(on)}$	$V_{GS} = 5.0 \text{ V}$ , $I_D = 6 \text{ A}$	—	0.180	$\Omega$
Turn-On Delay Time	$t_{d(on)}$	See Fig. 14	15 (typ)	—	ns
Rise Time	$t_r$	$V_{DS} = 25 \text{ V}$ , $I_D = 6 \text{ A}$	55 (typ)	—	
Turn-Off Delay Time	$t_{d(off)}$	$V_{GS} = 5.0 \text{ V}$ , $R_L = 4.17 \Omega$	80 (typ)	—	
Fall Time	$t_f$	$R_{gen} = R_{GS} = 50 \Omega$	50 (typ)	—	
Total Gate Charge	$Q_g$	$V_{DS} = 48 \text{ V}$ , $I_D = 12 \text{ A}$	11 (typ)	17	nC
Gate Source Charge	$Q_{gs}$	$V_{GS} = 5 \text{ V}$	4 (typ)	—	
Gate Drain Charge	$Q_{gd}$	$R_L = 4.0 \Omega$	7 (typ)	—	
Plateau Voltage	$V_{(plateau)}$	$I_D = 12 \text{ A}$ , $V_{DS} = 15 \text{ V}$	—	5.0	V
Turn-Off Energy Loss per Cycle	$E_{off}$	$V_{DD} = 30 \text{ V}$ , $I_D = 6 \text{ A}$ $L = 0.2 \mu\text{H}$ , $I_{g1} = I_{g2} = 0.4 \text{ A}$ $V_{GS(clamp)} = +5.0 \text{ V}$ , $-0.6 \text{ V}$ $R_L = 5.0 \Omega$	—	10	$\mu\text{J}$
Thermal Resistance Junction to Case	$R_{\theta JC}$		—	3.125	$^\circ\text{C/W}$
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	TO-251 & TO-252 packages TO-220 package	—	100 80	

**SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS**

Forward Voltage	$V_{SD}$	$I_{SD} = 12 \text{ A}$	—	1.2	V
Reverse Recovery Time	$t_{rr}$	$I_F = 12 \text{ A}$ $di_F/dt = 100 \text{ A}/\mu\text{s}$	—	200	ns

**RFD12N06RLE, RFD12N06RLESM, RFP12N06RLE,  
RFD3055RLE, RFD3055RLESM, RFP3055RLE**




Fig. 1 - Safe-operating area curve. (Curves must be derated linearly with increase in case temperature.)




Fig. 2 - Unclamped-inductive-switching. Safe-operating-area. (Single pulse UIS SOA.)




Fig. 3 - Maximum continuous drain current vs. temperature.




Fig. 4 - Normalized power dissipation vs. temperature derating curve.




Fig. 5 - Typical saturation characteristics.






Fig. 6 - Typical transfer characteristics.


**RFD12N06RLE, RFD12N06RLESM, RFP12N06RLE,  
RFD3055RLE, RFD3055RLESM, RFP3055RLE**




**Fig. 7 - Normalized  $r_{DS(on)}$  vs.  $V_{gs}$ .**




**Fig. 8 - Normalized  $r_{DS(on)}$  vs. junction temperature.**




**Fig. 9 - Normalized gate threshold voltage vs. temperature.**



**Fig. 10 - Normalized drain source breakdown voltage vs. temperature.**




**Fig. 11 - Typical capacitance vs. voltage.**




**Fig. 12 - Typical switching waveforms for constant gate current. Refer to Harris application notes AN7254 and AN-7260.**

**RFD12N06RLE, RFD12N06RLESM, RFP12N06RLE,  
RFD3055RLE, RFD3055RLESM, RFP3055RLE**




SWITCHING TEST CIRCUIT




SWITCHING WAVEFORMS

92CM-43554

Fig. 13 - Resistive switching.




92GS-44274




SWITCHING WAVEFORMS

92GS-44273

Fig. 14 - Resistive switching.



92CS-42659



92CM-43553

Fig. 15 - Unclamped inductive switching test.

6  
LOGIC LEVEL  
POWER MOSFETS

# RFM12N08L/10L RFP12N08L/10L

N-Channel Logic Level  
Power Field-Effect Transistors (L<sup>2</sup>FET)

August 1991

### Features

- 12A, 80V and 100V
- $r_{DS(ON)} = 0.2\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The RFM12N08L and RFM12N10L and the RFP12N08L and RFP12N10L are N-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.

The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the JEDEC TO-220AB plastic package.


Because of space limitations branding (marking) on type RFP12N08L is F12N08L and on type RFP12N10L is F12N10L.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	RFM12N08L	RFM12N10L	RFP12N08L	RFP12N10L	UNITS	
Drain-Source Voltage .....	$V_{DS}$	80	100	80	100	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$	80	100	80	100	V
Continuous Drain Current						
RMS Continuous .....	$I_D$	12	12	12	12	A
Pulsed Drain Current .....	$I_{DM}$	30	30	30	30	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 10$	$\pm 10$	$\pm 10$	$\pm 10$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	75	75	60	60	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

# Specifications RFM12N08L, RFM12N10L, RFP12N08L, RFP12N10L

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c$ )=25°C unless otherwise specified.**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM12N08L RFP12N08L		RFM12N10L RFP12N10L		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$V_{DS}$	$I_D=1\text{ mA}$ $V_{GS}=0$	80	—	100	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	1	2	1	2	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=65\text{ V}$ $V_{GS}=80\text{ V}$	—	1	—	—	$\mu\text{A}$
		$T_c=125^\circ\text{ C}$ $V_{DS}=65\text{ V}$ $V_{GS}=80\text{ V}$	—	50	—	—	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 10\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=6\text{ A}$ $V_{GS}=5\text{ V}$	—	1.2	—	1.2	V
		$I_D=12\text{ A}$ $V_{GS}=5\text{ V}$	—	3.3	—	3.3	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=6\text{ A}$ $V_{GS}=5\text{ V}$	—	0.2	—	0.2	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS}=10\text{ V}$ $I_D=6\text{ A}$	4.0	—	4.0	—	mho
Input Capacitance	$C_{iss}$	$V_{DS}=25\text{ V}$	—	900	—	900	pF
Output Capacitance	$C_{oss}$	$V_{GS}=0\text{ V}$	—	325	—	325	
Reverse-Transfer Capacitance	$C_{rss}$	$f=1\text{ MHz}$	—	170	—	170	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=50\text{ V}$ $I_D=6\text{ A}$ $R_{\theta gen}=\infty$ $R_{gs}=6.25\ \Omega$ $V_{GS}=5\text{ V}$	15(typ)	50	15(typ)	50	ns
Rise Time	$t_r$		70(typ)	150	70(typ)	150	
Turn-Off Delay Time	$t_d(off)$		100(typ)	130	100(typ)	130	
Fall Time	$t_f$		80(typ)	150	80(typ)	150	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM12N08L, RFM12N10L	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP12N08L, RFP12N10L	—	2.083	—	2.083	

<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM12N08L RFP12N08L		RFM12N10L RFP12N10L		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD}=6\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_r$	$I_F=4\text{ A}$ $d_F/d_r=100\text{ A}/\mu\text{s}$	150(typ)		150(typ)		ns

\*Pulse Test: Width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$ .

6  
LOGIC LEVEL  
POWER MOSFETS

RFM12N08L, RFM12N10L, RFP12N08L, RFP12N10L




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.



# RFM12N08L, RFM12N10L, RFP12N08L, RFP12N10L




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.



**HARRIS**

# RFD14N05L/05LSM RFP14N05L

## N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)

June 1992

### Features




- 14A, 50V
- $r_{DS(on)} = 0.100\Omega$
- UIS SOA Rating Curve (Single Pulse)
- Design Optimized for 5V Gate Drive
- Can be Driven Directly from CMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- Operating Temperature ..... +150°C

### Description

The RFD14N05L, RFD14N05LSM and RFP14N05L N-Channel logic level power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use with logic-level (5V) driving sources in applications such as programmable controllers, automotive switching, switching regulators, switching converters, motor relay drivers, and emitter switches for bipolar transistors. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFD14N05L is supplied in the JEDEC TO-251 plastic package, the RFD14N05LSM in the JEDEC TO-252 plastic package and the RFP14N05L in the JEDEC TO-220AB plastic package.

### Packages



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

		UNITS
Drain-Source Voltage .....	$V_{DS}$	50 V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$	50 V
Continuous Drain Current		
RMS Continuous .....	$I_D$	14 A
Pulsed Drain Current .....	$I_{DM}$	35 A
Gate-Source Voltage .....	$V_{GS}$	$\pm 10$ V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ .....	$P_D$	40 W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.32 W/°C
Single Pulse Avalanche Rating .....	Refer to UIS SOA Curve	
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$	-55 to +150 °C

# Specifications RFD14N05L, RFD14N05LSM, RFP14N05L

**ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>c</sub>) = 25° C Unless Otherwise Specified.**

CHARACTERISTIC		TEST CONDITIONS	LIMITS		UNITS	
			MIN.	MAX.		
Drain-Source Breakdown Voltage	V <sub>DS</sub>	I <sub>D</sub> = 0.25 mA, V <sub>GS</sub> = 0 V	50	—	V	
Gate-Threshold Voltage	V <sub>GS(th)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 0.25 mA	1	2		
Zero-Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V T <sub>C</sub> = 150° C	—	1 50	μA	
Gate-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±10 V, V <sub>DS</sub> = 0 V	—	100	nA	
Static Drain-Source On-Resistance	r <sub>DS(on)</sub>	I <sub>D</sub> = 14 A, V <sub>GS</sub> = 5 V I <sub>D</sub> = 14 A, V <sub>GS</sub> = 4 V	—	0.1 0.12	Ω	
Turn-On Time	t(on)	V <sub>DD</sub> = 25 V, I <sub>D</sub> = 7 A	—	60	ns	
Turn-On Delay Time	t <sub>d(on)</sub>	I <sub>q1</sub> = I <sub>q2</sub> = 0.4 A	—	13 (typ.)		
Rise Time	t <sub>r</sub>	V <sub>GS(clamp)</sub> +5 V, -0.6 V	—	24 (typ.)		
Turn-Off Delay Time	t <sub>d(off)</sub>	R <sub>L</sub> = 3.57 Ω	—	42 (typ.)		
Fall Time	t <sub>f</sub>	(See Figs. 10 & 11)	—	16 (typ.)		
Turn-Off Time	t(off)		—	100		
Total Gate Charge	Q <sub>g</sub> (total)	V <sub>DD</sub> = 40 V I <sub>D</sub> = 14 A	V <sub>GS</sub> = 0-10 V	—	40	nC
Gate Charge at 5 V	Q <sub>g</sub> (5)		V <sub>GS</sub> = 0-5 V	—	25	
Threshold Gate Charge	Q <sub>g</sub> (th)	R <sub>L</sub> = 2.86 Ω	V <sub>GS</sub> = 0-1 V	—	1.5	
Plateau Voltage	V(plateau)	I <sub>D</sub> = 14 A, V <sub>DS</sub> = 15 V	—	4	V	
Turn-Off Energy Loss Per Cycle	E <sub>off</sub>	V <sub>DD</sub> = 25 V, I <sub>D</sub> = 7 A, L = 0.2 μH, R <sub>L</sub> = 3.57 Ω, I <sub>q1</sub> = I <sub>q2</sub> = 0.2 A, V <sub>GS(clamp)</sub> +5 V, -0.6 V	—	14	μJ	
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>		—	3.125	°C/W	
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	TO-251 & TO-252	—	100		
		TO-220	—	80		

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC		TEST CONDITIONS	LIMITS		UNITS
			MIN.	MAX.	
Diode Forward Voltage	V <sub>SD</sub>	I <sub>SD</sub> = 14 A	—	1.5	V
Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 14 A, dI <sub>F</sub> /dt = 100 A/μs	—	125	ns




Fig. 1 - Safe-operating-area curve. (Curves must be derated linearly with increase in case temperature.)

# RFD14N05L, RFD14N05LSM, RFP14N05L




Fig. 2 - Maximum continuous drain current vs. temperature.




Fig. 3 - Normalized power dissipation vs. temperature derating curve.




Fig. 4 - Typical saturation characteristics.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Normalized  $r_{DS(on)}$  vs.  $V_{GS}$ .




Fig. 7 - Normalized  $r_{DS(on)}$  vs. junction temperature.

**RFD14N05L, RFD14N05LSM, RFP14N05L**




Fig. 8 - Gate threshold voltage vs. temperature.




Fig. 9 - Drain source breakdown voltage vs. temperature.




Fig. 10 - Typical capacitance vs. voltage.




Fig. 11 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.

6  
LOGIC LEVEL  
POWER MOSFETS

RFD14N05L, RFD14N05LSM, RFP14N05L




Fig. 12 - Resistive switching.




Fig. 13 - Unclamped energy test circuit.




Fig. 14 - Unclamped energy waveforms.




Fig. 15 - Unclamped inductive switching.

# RFM15N05L/06L RFP15N05L/06L

N-Channel Logic Level  
Power Field-Effect Transistors (L<sup>2</sup>FET)

August 1991

### Features

- 15A, 50V and 60V
- $r_{DS(ON)} = 0.14\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The RFM15N05L and RFM15N06L and the RFP15N05L and RFP15N06L are N-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the JEDEC TO-220AB plastic package.


Because of space limitations branding (marking) on type RFP15N05L is F15N05L and on type RFP15N06L is F15N06L.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

	RFM15N05L	RFM15N06L	RFP15N05L	RFP15N06L	UNITS	
Drain-Source Voltage .....	$V_{DS}$	50	60	50	60	V
Drain-Gate Voltage ( $R_{GS} = 1\text{M}\Omega$ ) .....	$V_{DGR}$	50	60	50	60	V
Continuous Drain Current						
RMS Continuous .....	$I_D$	15	15	15	15	A
Pulsed Drain Current .....	$I_{DM}$	40	40	40	40	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 10$	$\pm 10$	$\pm 10$	$\pm 10$	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ .....	$P_D$	75	75	60	60	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

# Specifications RFM15N05L, RFM15N06L, RFP15N05L, RFP15N06L

## ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_C = 25^\circ\text{C}$ ) unless otherwise specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM15N05L RFP15N05L		RFM15N06L RFP15N06L		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1\text{ mA}$ $V_{GS} = 0$	50	—	60	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1\text{ mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 40\text{ V}$	—	1	—	—	$\mu\text{A}$
		$V_{DS} = 50\text{ V}$	—	—	—	1	
		$T_C = 125^\circ\text{C}$ $V_{DS} = 40\text{ V}$ $V_{DS} = 50\text{ V}$	—	50	—	—	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 10\text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 7.5\text{ A}$ $V_{GS} = 5\text{ V}$	—	1.05	—	1.05	V
		$I_D = 15\text{ A}$ $V_{GS} = 5\text{ V}$	—	3.0	—	3.0	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 7.5\text{ A}$ $V_{GS} = 5\text{ V}$	—	0.14	—	0.14	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS} = 10\text{ V}$ $I_D = 7.5\text{ A}$	4.0	—	4.0	—	mho
Input Capacitance	$C_{iss}$	$V_{DS} = 25\text{ V}$ $V_{GS} = 0\text{ V}$ $f = 1\text{ MHz}$	—	900	—	900	pF
Output Capacitance	$C_{oss}$		—	450	—	450	
Reverse-Transfer Capacitance	$C_{rss}$		—	200	—	200	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 30\text{ V}$ $I_D = 7.5\text{ A}$ $R_{gen} = \infty$ $R_{gs} = 6.25\ \Omega$ $V_{GS} = 5\text{ V}$	16(typ)	40	16(typ)	40	ns
Rise Time	$t_r$		250(typ)	325	250(typ)	325	
Turn-Off Delay Time	$t_{d(off)}$		200(typ)	325	200(typ)	325	
Fall Time	$t_f$		225(typ)	325	225(typ)	325	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM15N05L, RFM15N06L	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP15N05L, RFP15N06L	—	2.083	—	2.083	

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM15N05L RFP15N05L		RFM15N06L RFP15N06L		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}^a$	$I_{SD} = 7.5\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F = 4\text{ A}$ , $dI_F/dt = 100\text{ A}/\mu\text{s}$	225 (typ.)		225 (typ.)		ns

<sup>a</sup> Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle = 2%.



RFM15N05L, RFM15N06L, RFP15N05L, RFP15N06L




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power dissipation vs. case temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance vs. junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

6  
LOGIC LEVEL  
POWER MOSFETS

RFM15N05L, RFM15N06L, RFP15N05L, RFP15N06L




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

# RFD16N05L RFD16N05LSM

## N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)

June 1992

### Features



- 16A, 50V
- $r_{DS(ON)} = 0.047\Omega$
- UIS SOA Rating Curves (Single Pulse)
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- Operating Temperature +150°C

### Description

The RFD16N05L and RFD16N05LSM N-channel logic level power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. The RFD16N05L and RFD16N05LSM were designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, switching regulators, switching converters, motor relay drivers and emitter switches for bipolar transistors. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFD16N05L is supplied in the JEDEC TO-251 plastic package and the RFD16N05LSM in the JEDEC TO-252 plastic package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

		UNITS
Drain-Source Voltage	$V_{DS}$	50 V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ )	$V_{DGR}$	50 V
Continuous Drain Current		
RMS Continuous	$I_D$	16 A
Pulsed Drain Current	$I_{DM}$	45 A
Single Pulse Avalanche Rating		Refer to UIS SOA Curve
Gate-Source Voltage	$V_{GS}$	$\pm 10$ V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$	$P_D$	60 W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly		0.48 W/°C
Operating and Storage Junction Temperature Range	$T_J, T_{STG}$	-55 to +150 °C

# Specifications RFD16N05L, RFD16N05LSM

## Electrical Characteristics At Case Temperature (Tc) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS	
			MIN	MAX		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 2.05mA, V_{GS} = 0V$	50	-	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 2.05mA$	1	2	V	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 40V, V_{GS} = 0V$ $T_C = 150^\circ C$	-	1 50	$\mu A$	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 10V, V_{DS} = 0V$	-	100	nA	
Static Drain-Source On Resistance	$r_{DS(on)}$	$I_D = 16A, V_{GS} = 5V$ $I_D = 16A, V_{GS} = 4V$	-	0.047 0.056	W	
Turn-On Time	$t_{(on)}$	$V_{DD} = 25V, I_D = 8A, I_{G1} = I_{G2} = 0.4A, V_{GS}(\text{clamp}) + 5V, -0.6V, R_L = 3.125\Omega$	-	60	ns	
Turn-On Delay Time	$t_{d(on)}$		-	14 (typ)	ns	
Rise Time	$t_r$		-	30 (typ)	ns	
Turn-Off Delay Time	$t_{d(off)}$		-	42 (typ)	ns	
Fall Time	$t_f$		-	14 (typ)	ns	
Turn-Off Time	$t_{(off)}$		-	100	ns	
Total Gate Charge	$Q_g(\text{total})$	$V_{GS} = 0-10V$	$V_{DD} = 40V$ $I_D = 16A$ $R_L = 2.5\Omega$	-	80	nC
Gate Charge at 5V	$Q_g(5)$	$V_{GS} = 0-5V$		-	45	nC
Threshold Gate Charge	$Q_g(th)$	$V_{GS} = 0-1V$	-	3	nC	
Plateau Voltage	$V(\text{plateau})$	$I_D = 16A, V_{DS} = 15V$	-	4	V	
Turn-Off Energy Loss per Cycle	$E_{off}$	$V_{DD} = 25V, I_D = 8A, R_L = 3.125\Omega, L = 0.2\mu H, I_{G1} = I_{G2} = 0.8A, V_{GS}(\text{clamp}) + 5V, -0.6V$	-	19	$\mu J$	
Thermal Resistance, Junction-to-Case	$R\theta_{JC}$		-	2.083	$^\circ C/W$	
Thermal Resistance, Junction-to-Ambient	$R\theta_{JA}$		-	100	$^\circ C/W$	

## Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX	
Diode Forward Voltage	$V_{SD}$	$I_{SD} = 16A$	-	1.5	V
Reverse Recovery Time	$t_{rr}$	$I_F = 16A, di_F/dt = 100A/\mu s$	-	125	ns




FIGURE 1. SAFE OPERATING AREA CURVE. (CURVES MUST BE DERATED LINEARLY WITH INCREASE IN TEMP.)




FIGURE 2. UNCLAMPED INDUCTIVE SWITCHING SOA. (SINGLE PULSE UIS SOA)




FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT vs TEMPERATURE




FIGURE 4. NORMALIZED POWER DISSIPATION vs TEMPERATURE DERATING CURVE

# RFD16N05L, RFD16N05LSM




FIGURE 5. TYPICAL SATURATION CHARACTERISTICS




FIGURE 6. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 7. NORMALIZED  $r_{DS(on)}$  vs JUNCTION TEMPERATURE




FIGURE 8. NORMALIZED  $r_{DS(on)}$  vs  $V_{GS}$




FIGURE 9. TYPICAL NORMALIZED GATE THRESHOLD VOLTAGE




FIGURE 10. DRAIN SOURCE BREAKDOWN VOLTAGE vs TEMPERATURE

# RFD16N05L, RFD16N05LSM




FIGURE 11. TYPICAL CAPACITANCE vs VOLTAGE






FIGURE 12. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE-CURRENT. REFER TO HARRIS APPLICATION NOTES AN7254 AND AN7260.



SWITCHING WAVEFORMS



SWITCHING TEST CIRCUIT

FIGURE 13. RESISTIVE SWITCHING




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS

## RFD16N05L, RFD16N05LSM

### Spice Model (RFD16N05L)

```
.SUBCKT RFD16N05L 2 1 3; rev 04/08/92
*Nominal Temperature = 25°C
.MODEL MOSMOD NMOS (VTO=2.054 KP=24.73 IS=1e-30 N=10 TOS=1 L=1u W=1u)
Vto 21 6 0.448
Rsource 8 7 RDSMOD 0.614E-3
Rdrain 5 16 RDSMOD 27.38E-3
.MODEL RDSMOD RES (TC1=3.66E-3 TC2=1.46E-5)
.MODEL RVTOMOD RES (TC1=-1.81E3 TC2=1.41E-6)
.MODEL RVTOMOD2 RES (TC1=0 TC2=0)
Ebreak 11 7 17 18 70.9
.MODEL RBKMOD RES (TC1=1.01E-3 TC2=5.21E-8)
.MODEL DBKMOD D (RS=8.82E-2 TRS1=-2.01E-3 TRS2=7.32E-10)
.MODEL DBDMOD D (IS=1.34E-13 RS=1.21E-2 TRS1=1.64E-3 TRS2=2.59E-6 +CJO=1.13E-9 TT=4.14E-8)
Cin 6 8 1.21E-9
Ca 12 8 3.33E-9
.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4.25 VOFF=-2.25)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.25 VOFF=-4.25)
.MODEL DPLCAPMOD D (CJO=5.22E-10 IS=1e-30 N=10)
Cb 12 14 3.11E-9
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.65 VOFF=4.35)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=4.35 VOFF=-0.65)
Rgate 9 20 2.98
Lgate 1 9 1.38E-9
Ldrain 2 5 1.0E-12
Lsource 3 7 1.0E-9
Dbody 7 5 DBDMOD
Dbreak 5 11 DBKMOD
Dplcap 10 5 DPLCAPMOD
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evto 20 6 18 8 1
It 8 17 1
MOS1 16 6 8 8 MOSMOD M=0.99
MOS2 16 21 8 8 MOSMOD M=0.01
Rbreak 17 18 RBKMOD 1
Rin 6 8 1e9
Rvto 18 19 RVTOMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD
Vbat 8 19 DC 1
.ENDS
```

## N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features


- 17A, 60V
- $r_{DS(ON)} = 0.100\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFP17N06L is an N-Channel enhancement mode silicon-gate power field effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high power bipolar transistors requiring high speed and low gate drive power. This type can be operated directly from integrated circuits. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFP17N06L is supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

			UNITS
Drain-Source Voltage .....	$V_{DS}$	60	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$	60	V
Continuous Drain Current			
RMS Continuous .....	$I_D$	17	A
Pulsed Drain Current .....	$I_{DM}$	50	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 10$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	$P_D$	60	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.48	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$	-55 to +150	$^\circ\text{C}$



# Specifications RFP17N06L

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_C$ ) = 25° C unless otherwise specified.**

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$ $I_D = 1.0 \text{ mA}, V_{GS} = 0 \text{ V}$	60	—	V
Gate Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 1.0 \text{ mA}$	1	2	
Zero Gate Voltage Drain Current	$I_{DSS}$ $V_{DS} = 48 \text{ V}, V_{GS} = 0 \text{ V}$ $T_C = 150^\circ \text{ C}$	—	1 50	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = \pm 10 \text{ V}$	—	100	nA
On Resistance	$R_{DS(on)}$ $I_D = 8.5 \text{ A}, V_{GS} = 4.0 \text{ V}$ $I_D = 8.5 \text{ A}, V_{GS} = 5.0 \text{ V}$ $I_D = 17.0 \text{ A}, V_{GS} = 5.0 \text{ V}$	—	0.150	$\Omega$
		—	0.100	
		—	0.130	
Forward Transconductance	$g_{FS}$ $I_D = 8.5 \text{ A}, V_{DS} = 5.0 \text{ V}$	6.0	—	S
Turn-On Delay Time	$T_d(on)$ $V_{DD} = 30 \text{ V}, I_D = 8.5 \text{ A}$	—	40	ns
Rise Time	$T_R$ $R_{GEN} = 12.5 \text{ ohms}$	—	150	
Turn-Off Delay Time	$T_d(off)$ $R_{GS} = 12.5 \text{ ohms}$	—	240	
Fall Time	$T_F$ $V_{GS} = +5 \text{ V}$	—	110	
Total Gate Charge	$Q_g(\text{total})$ $I_D = 8.5 \text{ A}, V_{DD} = 30 \text{ V}$ $V_{GS} = 10 \text{ V}, R_L = 3.5 \text{ ohms}$	—	45	nC
Gate Charge at 5 volts	$Q_g(5)$ $V_{GS} = 5 \text{ V}$	—	25	
Threshold Gate Charge	$Q_g(th)$ $V_{GS} = 1 \text{ V}$	—	2.0	
Thermal Resistance Junction to Case	$R_{\theta JC}$	—	2.083	$^\circ\text{C/W}$
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	—	80	

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
Forward Voltage	$V_{SD}$ $I_{SD} = 17 \text{ A}$	—	1.2	V
Reverse Recovery Time	$t_{rr}$ $I_F = 17 \text{ A}, dI_F/dt = 100 \text{ A}/\mu\text{s}$	115 (typ)		ns




Fig. 1 - Maximum safe operating areas for all types.

6  
LOGIC LEVEL  
POWER MOSFETS




Fig. 2 - Power dissipation vs. case temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance vs. junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.

# RFP17N06L




Fig. 8 - Typical drain-to-source on resistance as a function drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

## N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistor (MegaFETs)

June 1992

### Features


- 25A, 50V
- $r_{DS(ON)} = 0.047\Omega$
- UIS SOA Rating Curve (Single Pulse)
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from CMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- Operating Temperature ..... +150°C

### Description

The RFP25N05L is an N-Channel logic level power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. The RFP25N05L was designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, switching regulators, switching converters, motor relay drivers and emitter switches for bipolar transistors. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFP25N05L is supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

			UNITS
Drain-Source Voltage .....	$V_{DS}$	50	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$	50	V
Continuous Drain Current			
RMS Continuous .....	$I_D$	25	A
Pulsed Drain Current .....	$I_{DM}$	65	A
Single Pulse Avalanche Energy Rating			
Gate-Source Voltage .....	$V_{GS}$	$\pm 10$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	$P_D$	60	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.48	W/°C
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$	-55 to +150	°C

Refer to UIS SOA Curve\*

\* See Figures 13, 14 and 15

# Specifications RFP25N05L

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c$ ) = 25° C unless otherwise specified:**

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS		
		MIN.	MAX.			
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 0.25 \text{ mA}, V_{GS} = 0 \text{ V}$	50	—	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	1	2		
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$ $T_C = 150^\circ \text{ C}$	—	1 50	$\mu\text{A}$	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 10 \text{ V}, V_{DS} = 0 \text{ V}$	—	100	nA	
Static Drain-Source On Resistance	$r_{DS(on)}$	$I_D = 25 \text{ A}, V_{GS} = 5 \text{ V}$ $I_D = 25 \text{ A}, V_{GS} = 4 \text{ V}$	—	0.047 0.056	$\Omega$	
Turn-On Time	$t(on)$	$V_{DD} = 25 \text{ V}, I_D = 12.5 \text{ A}$ $I_{g1} = I_{g2} = 1 \text{ A}$ $V_{GS}(\text{clamp}) + 5 \text{ V}, -0.6 \text{ V}$ $R_L = 2 \Omega$	—	60	ns	
Turn-On Delay Time	$t_d(on)$		—	15 (typ.)		
Rise Time	$t_r$		—	35 (typ.)		
Turn-Off Delay Time	$t_d(off)$		—	40 (typ.)		
Fall Time	$t_f$		—	14 (typ.)		
Turn-Off Time	$t(off)$		—	100		
Total Gate Charge	$Q_g(\text{total})$	$V_{GS} = 0-10 \text{ V}$	$V_{DD} = 40 \text{ V}$	—	80	nC
Gate Charge at 5 V	$Q_g(5)$	$V_{GS} = 0-5 \text{ V}$	$I_D = 25 \text{ A}$	—	45	
Threshold Gate Charge	$Q_g(th)$	$V_{GS} = 0-1 \text{ V}$	$R_L = 1.6 \Omega$	—	3	
Plateau Voltage	$V(\text{plateau})$	$I_D = 25 \text{ A}, V_{DS} = 15 \text{ V}$		—	4	V
Turn-Off Energy Loss per Cycle	$E_{off}$	$V_{DD} = 25 \text{ V}, I_D = 12.5 \text{ A}, R_L = 2 \Omega$ $L = 0.2 \mu\text{H}, I_{g1} = I_{g2} = 1 \text{ A}$ $V_{GS}(\text{clamp}) + 5 \text{ V}, -0.6 \text{ V}$		—	30	$\mu\text{J}$
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$			—	2.083	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$			—	80	

**SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS:**

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS		
		MIN.	MAX.			
Diode Forward Voltage	$V_{SD}$	$I_{SD} = 25 \text{ A}$		—	1.5	V
Reverse Recovery Time	$t_{rr}$	$I_F = 25 \text{ A}, dI_F/dt = 100 \text{ A}/\mu\text{s}$		—	125	ns




Fig. 1 - Safe operating area curve. (Curves must be derated linearly with increase in temperature.)




Fig. 2 - Maximum continuous drain current vs. temperature.

6  
LOGIC LEVEL  
POWER MOSFETS




Fig. 3 - Normalized power dissipation vs. temperature derating curve.




Fig. 4 - Typical saturation characteristics.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 7 - Normalized  $r_{ds(on)}$  vs. junction temperature.




Fig. 8 - Typical normalized gate threshold voltage.

# RFP25N05L




Fig. 9 - Drain source breakdown voltage vs. temperature.




Fig. 10 - Typical capacitance vs. voltage




Fig. 11 - Normalized switching waveforms for constant gate-current  
(Refer to Harris application notes AN-7254 and AN-7260)




Fig. 12 - Resistive switching.

6  
LOGIC LEVEL  
POWER MOSFETS

# RFP25N05L




Fig. 13 - Unclamped energy test circuit.




Fig. 14 - Unclamped energy waveforms.




Fig. 15 - Unclamped-Inductive-Switching SOA (Single Pulse UIS SOA)



## N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistor (L<sup>2</sup>FET)

August 1991

### Features

- 25A, 60V
- $r_{DS(ON)} = 0.085\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


### Description

The RFP25N06L is an N-Channel enhancement-mode silicon-gate power field-effect transistor specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.

The RFP25N06L is supplied in the JEDEC TO-220AB plastic package.


Because of space limitations branding (marking) on type RFP25N06L is F25N06L.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings (T<sub>C</sub> = +25°C) Unless Otherwise Specified

			UNITS
Drain-Source Voltage	V <sub>DS</sub>	60	V
Drain-Gate Voltage (R <sub>GS</sub> = 1MΩ)	V <sub>DGR</sub>	60	V
Continuous Drain Current			
RMS Continuous	I <sub>D</sub>	25	A
RMS Continuous @ T <sub>C</sub> = +85°C		18	A
Pulsed Drain Current	I <sub>DM</sub>	60	A
Gate-Source Voltage	V <sub>GS</sub>	±10	V
Maximum Power Dissipation			
T <sub>C</sub> = +25°C	P <sub>D</sub>	75	W
Above T <sub>C</sub> = +25°C Derate Linearly		0.6	W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 to +150	°C


## Specifications RFP25N06L

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_c$ ) = 25°C Unless Otherwise Specified

CHARACTERISTICS		TEST CONDITIONS	LIMITS		UNITS
			RFP25N06L		
			MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1 \text{ mA}$ $V_{GS} = 0$	60	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1 \text{ mA}$	1	2	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 40 \text{ V}$	—	—	$\mu\text{A}$
		$V_{DS} = 50 \text{ V}$	—	1	
		$T_c = 125^\circ\text{C}$ $V_{DS} = 40 \text{ V}$ $V_{DS} = 50 \text{ V}$	— — —	— — 50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = 10 \text{ V}$ $V_{DS} = 0$	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 12.5 \text{ A}$ $V_{GS} = 5 \text{ V}$	—	1.06	V
		$I_D = 25 \text{ A}$ $V_{GS} = 5 \text{ V}$	—	2.5	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 12.5 \text{ A}$ $V_{GS} = 5 \text{ V}$	—	0.085	$\Omega$
Forward Transconductance	$g_{fs}^a$	$V_{DS} = 5 \text{ V}$ $I_D = 12.5 \text{ A}$	5	—	mho
Input Capacitance	$C_{iss}$	$V_{DS} = 25 \text{ V}$ $V_{GS} = 0 \text{ V}$ $f = 1 \text{ MHz}$	—	2000	pF
Output Capacitance	$C_{oss}$		—	900	
Reverse Transfer Capacitance	$C_{rss}$		—	400	
Turn-On Delay Time	$t_{d(on)}$	$V_{DS} = 30 \text{ V}$	18 (typ.)	60	ns
Rise Time	$t_r$	$I_D = 12.5 \text{ A}$	120 (typ.)	225	
Turn-Off Delay Time	$t_{d(off)}$	$R_{gen} = \infty$	123 (typ.)	225	
Fall Time	$t_f$	$R_{gs} = 6.25 \Omega$ $V_{GS} = 5 \text{ V}$	123 (typ.)	200	
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	RFP25N06L	—	1.67	$^\circ\text{C/W}$


<sup>a</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

# RFP25N06L




92GS-44238

Fig. 1 - Maximum operating areas for all types.




92CS-42990

Fig. 2 - Power dissipation vs. case temperature derating curve for all types.




92CS-42997

Fig. 3 - Maximum continuous drain current vs. case temperature.



92CS-37066

Fig. 4 - Typical normalized gate threshold voltage as a function of junction temperature for all types.



92CS-42991

Fig. 5 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 6 - Typical transfer characteristics for all types.




Fig. 7 - Typical output characteristics for all types.




Fig. 8 - Typical saturation characteristics for all types.




Fig. 9 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 10 - Typical capacitance vs. voltage.




Fig. 11 - Typical forward transconductance as a function of drain current for all types.

# RFP25N06L




Fig. 12 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.



# RFP50N05L RFG50N05L

## N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)

May 1992

### Features



- UIS SOA Rating Curve (Single Pulse)
- Design Optimized for 5V Gate Drive
- Can be Driven Directly from CMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The RFP50N05L and RFG50N05L N-channel logic-level power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use with logic-level (5V) driving sources in applications such as programmable controllers, automotive switching, switching regulators, switching converters, motor relay drivers, and emitter switches for bipolar transistors. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate bias in the 3V - 5V range, thereby facilitating true on-off power control directly from integrated circuit supply voltages.


The RFP50N05L is supplied in the JEDEC TO-220AB plastic package and the RFG50N05L is supplied in the TO-247 plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Maximum Ratings, Absolute-Maximum Values ( $T_C = +25^\circ\text{C}$ )

			UNITS
Drain-Source Voltage .....	$V_{DS}$	50	V
Drain-Gate Voltage ( $R_{GS} = 1\text{M}\Omega$ ) .....	$V_{DGR}$	50	V
Continuous Drain Current			
RMS Continuous .....	$I_D$	50	A
Pulsed Drain Current .....	$I_{DM}$	130	A
Single Pulse Avalanche Rating, Refer to UIS SOA Curve			
Gate-Source Voltage .....	$V_{GS}$	$\pm 10$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ .....	$P_D$	110	W
Above $T_C = +25^\circ\text{C}$ , Derate Linearly .....		0.88	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$	-55 to +150	$^\circ\text{C}$

# Specifications RFP50N05L, RFG50N05L

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_c$ ) = 25°C unless otherwise specified.

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS	
			MIN	MAX.		
Drain-Source Breakdown Voltage	BVDSS	ID = 0.25 mA, VGS = 0 V	50	-	V	
Gate Threshold Voltage	VGS(th)	VGS = VDS, ID = 0.25 mA	1	2		
Zero Gate Voltage Drain Current	IDSS	VDS = 40 V, VGS = 0 V Tc = 150°C	-	1 50	μA	
Gate-Source Leakage Current	IGSS	VGS = ±10 V, VDS = 0 V	-	100	nA	
Static Drain-Source on Resistance	rDS(on)	ID = 50 A, VGS = 5 V ID = 50 A, VGS = 4 V	-	0.022 0.027	Ω	
Turn-On Time	t(on)	VDD = 25 V, ID = 25 A lg1 = lg2 = 2 A VGS (clamp): +5 V, -0.6 V RL = 1 Ω	-	100	ns	
Turn-On Delay Time	td(on)		15 (typ)	-		
Rise Time	tr		50 (typ)	-		
Turn-Off Delay Time	td(off)		50 (typ)	-		
Fall Time	tr		15 (typ)	-		
Turn-Off Time	t(off)		-	100		
Total Gate Charge	Qg(total)	VGS = 0 to 10 V	VDD = 40 V ID = 50 A RL = 0.8 Ω	-	140	nC
Gate Charge at 5V	Qg(5)	VGS = 0 to 5 V		-	80	
Threshold Gate Charge	Qg(th)	VGS = 0 to 1 V		-	6	
Plateau Voltage	V(plateau)	ID = 50 A, VDS = 15 V	-	4	V	
Turn-Off Energy Loss per Cycle	Eoff	VDD = 25 V, ID = 25 A, RL = 1 Ω L = 0.2 μH, lg1 = lg2 = 2 A VGS (clamp): +5 V, -0.6 V	-	150	μJ	
Thermal Resistance, Junction to Case	RθJC		-	1.14	°C/W	
Thermal Resistance, Junction to Ambient	RθJA		-	80		

6  
LOGIC LEVEL  
POWER MOSFETS

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTICS	TEST CONDITIONS	LIMITS		UNITS	
		MIN	MAX.		
Diode Forward Voltage	VSD	ISD = 50 A	-	1.5	V
Reverse Recovery Time	trr	ISD = 50 A, dISD/dt = 100 A/μs	-	1.25	ns




Figure 1 - Safe operating area curve.  
(Curves must be derated linearly with increase in temperature.)




Figure 2 - Unclamped-inductive-switching safe-operating-area (single pulse UIS SOA). See Figure 14 for test circuit.

# RFP50N05L, RFG50N05L




Figure 3 - Maximum continuous drain current vs. temperature.




Figure 4 - Normalized power dissipation vs temperature derating curve.




Figure 5 - Typical saturation characteristics.




Figure 6 - Typical transfer characteristics.




Figure 7 - Normalized R<sub>ds(on)</sub> vs junction temperature.




Figure 8 - Normalized R<sub>ds(on)</sub> vs V<sub>gs</sub>.



# RFP50N05L, RFG50N05L




Figure 9 - Normalized gate threshold voltage.




Figure 10 - Normalized drain source breakdown voltage vs temperature.




Figure 11 - Typical capacitance vs voltage.






Figure 12 - Normalized switching waveforms for constant gate current. Refer to Harris application notes AN7254 and AN-7260.



Switching Test Circuit



Switching Waveforms

Figure 13 - Resistive switching.

RFP50N05L, RFG50N05L




Figure 14 - Unclamped-inductive-switching test.

# POWER MOSFETS

# 7

## INSULATED GATE BIPOLAR TRANSISTORS


	PAGE
<b>IGBT PART NUMBERING SYSTEM AND PRODUCT OFFERINGS</b> .....	7-3
<b>DATA SHEETS</b>	
2N6975	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-5
2N6976	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-5
2N6977	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-5
2N6978	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) ..... 7-5
HGTD6N40E1, S, HGTD6N50E1, S	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) ..... 7-9
HGTP6N40E1D, HGTP6N50E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode ..... 7-13
HGTD10N40F1, S, HGTD10N50F1, S	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) ..... 7-18
HGTP10N40C1, E1, HGTP10N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) ..... 7-22
HGTP10N40C1D, E1D, HGTP10N50C1D, E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode ..... 7-27
HGTP10N40F1D, HGTP10N50F1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode ..... 7-32
HGTH12N40C1, E1, HGTH12N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) ..... 7-22
HGTH12N40C1D, E1D, HGTH12N50C1D, E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode ..... 7-37
HGTM12N40C1, E1, HGTM12N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) ..... 7-22
HGTG12N60D1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with Anti-Parallel Ultra-Fast Diode ..... 7-42

7  
INSULATED GATE  
BIPOLAR TRANSISTOR

# INSULATED-GATE BIPOLAR TRANSISTORS (Continued)

DATA SHEETS	PAGE
HGTM12N60D1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)..... 7-47
HGTP12N60D1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)..... 7-51
HGTP15N40C1, E1 HGTP15N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)..... 7-55
HGTH20N40C1, E1 HGTH20N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)..... 7-55
HGTH20N40C1D, E1D HGTH20N50C1D, E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode ..... 7-60
HGTM20N40C1, E1 HGTM20N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) ..... 7-55
HGTG20N50C1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with Anti-Parallel Ultra-Fast Diode ..... 7-65
HGTG20N100D2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)..... 7-70
HGTG24N60D1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)..... 7-74
HGTG24N60D1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with Anti-Parallel Ultra-Fast Diode ..... 7-78
HGTM24N60D1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)..... 7-83
HGTA32N60E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)..... 7-87
HGTG32N60E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)..... 7-91
HGTG34N100E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)..... 7-95

## PART NUMBERING SYSTEM AND PRODUCT OFFERINGS



# HARRIS IGBT PRODUCT OFFERINGS

OLD NUMBER	NEW NUMBER	I CONTINUOUS T <sub>C</sub> = +90°C (AMP)	I PEAK (AMP)	T FALL AT T <sub>J</sub> = +125°C	PACKAGE
<b>400 VOLTS</b>					
IGTD3N40	HGTD6N40E1	6	7.5	1µs	D Pack
IGTD3N40SM	HGTD6N40E1S	6	7.5	1µs	D Pack Surface Mount
IGTD5N40	HGTD10N40F1	10	12	1.2µs	D Pack
IGTD5N40SM	HGTD10N40F1S	10	12	1.2µs	D Pack Surface Mount
IGTP10N40	HGTP10N40E1	10	17.5	1µs	TO-220
IGTP10N40A	HGTP10N40C1	10	17.5	500ns	TO-220
IGTH10N40	HGTH12N40E1	12	17.5	1µs	TO-218
IGTM10N40	HGTM12N40E1	12	17.5	1µs	TO-204
IGTH10N40A	HGTH12N40C1	12	17.5	500ns	TO-218
IGTM10N40A	HGTM12N40C1	12	17.5	500ns	TO-204
IGTP20N40	HGTP15N40E1	15	35	1µs	TO-220
IGTP20N40A	HGTP15N40C1	15	35	500ns	TO-220
IGTH20N40	HGTH20N40E1	20	35	1µs	TO-218
IGTM20N40	HGTM20N40E1	20	35	1µs	TO-204
IGTH20N40A	HGTH20N40C1	20	35	500ns	TO-218
IGTM20N40A	HGTM20N40C1	20	35	500ns	TO-204
<b>500V</b>					
IGTD3N50	HGTD6N50E1	6	7.5	1µs	D Pack
IGTD3N50SM	HGTD6N50E1S	6	7.5	1µs	D Pack Surface Mount
IGTD5N50	HGTD10N50F1	10	12	1.2µs	D Pack
IGTD5N50SM	HGTD10N50F1S	10	12	1.2µs	D Pack Surface Mount
IGTP10N50	HGTP10N50E1	10	17.5	1µs	TO-220
IGTP10N50A	HGTP10N50C1	10	17.5	500ns	TO-220
IGTH10N50	HGTH12N50E1	12	17.5	1µs	TO-218
IGTM10N50	HGTM12N50E1	12	17.5	1µs	TO-204
IGTP20N50	HGTP15N50E1	15	35	1µs	TO-220
IGTP20N50A	HGTP15N50C1	15	35	500ns	TO-220
IGTH20N50	HGTH20N50E1	20	35	1µs	TO-218
IGTM20N50	HGTM20N50E1	20	35	1µs	TO-204
IGTH20N50A	HGTH20N50C1	20	35	500ns	TO-218
IGTM20N50A	HGTM20N50C1	20	35	500ns	TO-204
<b>600V</b>					
IGT6D10, 11, E10, 11	HGTM12N60D1	12	48	600ns	TO-204
IGT4D10, 11, E10, 11	HGTP12N60D1	12	48	600ns	TO-220
GSIS10/IGT5E10CS	HGTB12N60D1C	12	48	600ns	TO-220 I Sense
IGT8D20, 21, E20, 21	HGTG24N60D1	24	96	600ns	TO-247
IGT6D20, 21, E20, 21	HGTM24N60D1	24	96	600ns	TO-204
GSIS25/IGT7E20CS	HGTA24N60D1C	24	96	600ns	TO-218 I Sense
NEW	HGTA32N60E2	32	200	800ns	TO-218 5 Lead
NEW	HGTG32N60E2	32	200	800ns	TO-247
NEW	HGTM32N60E2	32	200	800ns	TO-204
<b>1000V</b>					
NEW	HGTG20N100D2	20	100	680ns	TO-247
NEW	HGTM20N100D2	20	100	680ns	TO-204
NEW	HGTG34N100E2	34	200	870ns	TO-247
NEW	HGTM34N100E2	34	200	870ns	TO-204
<b>400V "IGBT PLUS DIODE COMBINATIONS"</b>					
NEW	HGTP6N40E1D	6	7.5	1µs	TO-220 With Diode
NEW	HGTP10N40F1D	10	12	1.2µs	TO-220 With Diode
IGTP10N40D	HGTP10N40E1D	10	17.5	1µs	TO-220 With Diode
IGTP10N40AD	HGTP10N40C1D	10	17.5	500ns	TO-220 With Diode
<b>500V "IGBT PLUS DIODE COMBINATIONS"</b>					
NEW	HGTP6N50E1D	6	7.5	1µs	TO-220 With Diode
NEW	HGTP10N50F1D	10	12	1.2µs	TO-220 With Diode
IGTP10N50D	HGTP10N50E1D	10	17.5	1µs	TO-220 With Diode
IGTP10N50AD	HGTP10N50C1D	10	17.5	500ns	TO-220 With Diode
NEW	HGTG20N50C1D	20	35	500ns	TO-247 With Diode
<b>600V "IGBT PLUS DIODE COMBINATIONS"</b>					
NEW	HGTG12N60D1D	12	48	600ns	TO-247 With Diode
NEW	HGTG24N60D1D	24	96	600ns	TO-247 With Diode

# 2N6975, 2N6976, 2N6977, 2N6978

## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)

August 1991

### Features

- 5A, 400V and 500V
- $V_{CE(ON)}$ : 2V
- $T_{ff}$ : 1 $\mu$ s, 0.5 $\mu$ s
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance

### Applications


- Power Supplies
- Motor Drives
- Protection Circuits

### Description

The 2N6975, 2N6976, 2N6977 and the 2N6978 are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high-voltage, low on-dissipation applications such as switching regulators and motor drivers. These types can be operated directly from low-power integrated circuits.


These types are supplied in the JEDEC TO-204AA steel package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified.

	2N6975/2N6977	2N6976/2N6978	UNITS
Collector-Emitter Voltage..... $V_{CES}$	400*	500*	V
Collector-Gate Voltage ( $R_{GE} = 1M\Omega$ )..... $V_{CGR}$	400*	500*	V
Reverse Collector-Emitter Voltage..... $V_{CES(rev.)}$	5*	5*	V
Gate-Emitter Voltage..... $V_{GE}$	$\pm 20^*$	$\pm 20^*$	V
Collector Current Continuous..... $I_C$	5*	5*	A
Collector Current Pulsed..... $I_{CM}$	10*	10*	A
Power Dissipation Total @ $T_C = 25^\circ\text{C}$ ..... $P_D$	100*	100*	W
Power Dissipation Derating Above $T_C = 25^\circ\text{C}$ .....	0.8*	0.8*	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range..... $T_J, T_{STG}$	-55 to +150*	-55 to +150*	$^\circ\text{C}$

\* JEDEC registered value.

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

# Specifications 2N6975, 2N6976, 2N6977, 2N6978

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_c$ ) = 25°C Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			2N6975 2N6977		2N6976 2N6978		
			Min.	Max.	Min.	Max.	
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 1 \text{ mA}$ $V_{GE} = 0$	400*	—	500*	—	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_C = 1 \text{ mA}$	2*	4.5*	2*	4.5*	V
Zero-Gate Voltage Collector Current	$I_{CES}$	$V_{CE} = 400 \text{ V}$ $V_{GE} = 500 \text{ V}$	—	250*	—	—	$\mu\text{A}$
		$T_C = 125^\circ\text{C}$ $V_{CE} = 400 \text{ V}$ $V_{GE} = 500 \text{ V}$	—	—	—	—	
			—	1000*	—	1000*	
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20 \text{ V}$ $V_{CE} = 0$	—	100*	—	100*	nA
Reverse Collector-Emitter Leakage Current	$I_{ECS}$	$R_{GE} = 0 \Omega$ $V_{EC} = 5 \text{ V}$	—	5*	—	5*	mA
Collector-Emitter On Voltage	$V_{CE(on)}$	$I_C = 5 \text{ A}$ $V_{GE} = 10 \text{ V}$	—	2*	—	2*	V
		$I_C = 10 \text{ A}$ $V_{GE} = 20 \text{ V}$	—	2.5	—	2.5	
Gate-Emitter Plateau Voltage	$V_{GEP}$	$I_C = 5 \text{ A}$ $V_{CE} = 10 \text{ V}$	3.4*	6.8*	3.4*	6.8*	V
On-State Gate Charge	$Q_{g(on)}$	$I_C = 5 \text{ A}$ $V_{CE} = 10 \text{ V}$	12*	25*	12*	25*	nC
Turn-On Delay Time	$t_{d(on)}$	$I_C = 5 \text{ A}$	50 max				ns
Rise Time	$t_r$	$V_{CE(CLP)} = 300 \text{ V}$	50 max				
Turn-Off Delay Time	$t_{d(off)}$	$L = 50 \mu\text{H}$	400 max *				
Fall Time	$t_f$	$T_J = 125^\circ\text{C}$ $V_{GE} = 10 \text{ V}$ $R_G = 50 \Omega$	2N6975 2N6976		1000 max*		
			2N6977 2N6978		500 max *		
Turn-Off Energy Loss per Cycle (off switching dissipation = $E_{off}$ x frequency)	$E_{off}$	$I_C = 5 \text{ A}$ $V_{CE(CLP)} = 300 \text{ V}$ $L = 50 \mu\text{H}$ $T_J = 125^\circ\text{C}$ $V_{GE} = 10 \text{ V}$ $R_G = 50 \Omega$	2N6975 2N6977		1000 max*		$\mu\text{J}$
			2N6976 2N6978		500 max*		
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		1.25*				$^\circ\text{C/W}$

\*JEDEC registered value.




Fig. 1 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 2 - Normalized thermal response characteristics for all types.



2N6975, 2N6976, 2N6977, 2N6978




Fig. 3 - Typical transfer characteristics for all types.




Fig. 4 - Typical saturation characteristics for all types.




Fig. 5 - Typical collector-to-emitter on-voltage as a function of collector current for all types.




Fig. 6 - Capacitance as a function of collector-to-emitter voltage for all types.




Fig. 7 - Inductive switching test circuit.




Fig. 8 - Typical inductive switching waveforms.

7  
INSULATED GATE  
BIPOLAR TRANSISTOR

2N6975, 2N6976, 2N6977, 2N6978




Fig. 9 - Maximum operating frequency vs collector current (typical).




Fig. 10 - Normalized switching waveforms at constant gate current. (Refer to Harris application notes AN-7254 and AN-7260.)

# HGTD6N40E1/E1S HGTD6N50E1/E1S

N-Channel Enhancement-Mode  
Insulated Gate Bipolar Transistors (IGBTs)

August 1991

### Features

- 6 Amp, 400 and 500 Volt
- $V_{CE(ON)}$ : 2.5V Max.
- $T_{Fall}$ : 1 $\mu$ s
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance

### Applications


- Power Supplies
- Motor Drives
- Protective Circuits

### Description

The HGTD6N40E1, HGTD6N40E1S, HGTD6N50E1, and HGTD6N50E1S are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high voltage, low on-dissipation applications such as switching regulators and motor drivers. These types can be operated directly from low power integrated circuits. The HGTD6N40E1 and the HGTD6N50E1 are supplied in the JEDEC TO-251AA plastic package. The HGTD6N40E1S and the HGTD6N50E1S are supplied in the JEDEC TO-252AA surface-mount plastic package.

### Package

HGTD6N40E1, HGTD6N50E1  
TO-251AA  
TOP VIEW




HGTD6N40E1S, HGTD6N50E1S  
TO-252AA  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	HGTD6N40E1 HGTD6N40E1S	HGTD6N50E1 HGTD6N50E1S	UNITS
Collector-Emitter Voltage	400	500	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$	400	500	V
Gate-Emitter Voltage	$\pm 20$	$\pm 20$	V
Collector Current Continuous			
at $T_C = 25^\circ\text{C}$	7.5	7.5	A
at $T_C = 90^\circ\text{C}$	6	6	A
Power Dissipation Total @ $T_C = 25^\circ\text{C}$	60	60	W
Power Dissipation Derating $T_C = 25^\circ\text{C}$	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +150	-55 to +150	$^\circ\text{C}$

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

# HGTD6N40E1, HGTD6N40E1S HGTD6N50E1, HGTD6N50E1S

ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS				UNITS	
		HGTD6N40E1 HGTD6N40E1S		HGTD6N50E1 HGTD6N50E1S			
		MIN.	MAX.	MIN.	MAX.		
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 250\ \mu\text{A}$ $V_{GE} = 0$	400	—	500	—	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_C = 1\ \text{mA}$	2	4.5	2	4.5	
Zero-Gate Voltage Collector Current	$I_{CES}$	$T_J = 150^\circ\text{C}$ $V_{CE} = 400\ \text{V}$ $V_{CE} = 500\ \text{V}$	—	250	—	— 250	$\mu\text{A}$
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20\ \text{V}$ $V_{CE} = 0$	—	100	—	100	nA
Collector-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 3\ \text{A}$ $V_{GE} = 10\ \text{V}$ $T_J = 150^\circ\text{C}$	—	2.9	—	2.9	V
		$I_C = 3\ \text{A}$ $V_{GE} = 15\ \text{V}$ $T_J = 150^\circ\text{C}$	—	2.5	—	2.5	
		$I_C = 3\ \text{A}$ $V_{GE} = 10\ \text{V}$ $T_J = 25^\circ\text{C}$	—	2.5	—	2.5	
		$I_C = 3\ \text{A}$ $V_{GE} = 15\ \text{V}$ $T_J = 25^\circ\text{C}$	—	2.4	—	2.4	
Gate-Emitter Plateau Voltage	$V_{GEP}$	$I_C = 3\ \text{A}$ $V_{CE} = 10\ \text{V}$	6.5 (typ)				V
On-State Gate Charge	$Q_{G(on)}$	$I_C = 3\ \text{A}$ $V_{CE} = 10\ \text{V}$	6.9 (typ)				nC
Turn-On Delay Time	$t_{d(on)}$	Resistive Load $I_C = 3\ \text{A}$ $R_L = 133\ \Omega$ $V_{CE} = 400\ \text{V}$	90 (typ)				ns
Rise Time	$t_r$		32 (typ)				
Turn-Off Delay Time	$t_{d(off)}$		24 (typ)				
Fall Time	$t_f$		1100 (typ)				
Turn-Off Energy Loss per Cycle (off switching dissipation = $W_{off} \times \text{frequency}$ )	$W_{off}$	$T_J = 150^\circ\text{C}$ $V_{GE} = 10\ \text{V}$ $R_g = 25\ \Omega$	0.29 (typ)				mJ
Turn-Off Delay Time	$t_{d(off)}$	Inductive Load (see Fig. 6) $I_C = 3\ \text{A}$ $V_{CE(clip)} = 400\ \text{V}$ $R_L = 133\ \Omega$ $L = 50\ \mu\text{H}$ $T_J = 150^\circ\text{C}$ $V_{GE} = 10\ \text{V}$ $R_g = 25\ \Omega$	—	190	—	190	ns
Fall Time	$t_f$		—	1	—	1	$\mu\text{s}$
Turn-Off Energy Loss per Cycle (off switching dissipation = $W_{off} \times \text{frequency}$ )	$W_{off}$		—	0.43	—	0.43	mJ
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		—	2.08	—	2.08	$^\circ\text{C/W}$

HGTD6N40E1, HGTD6N40E1S HGTD6N50E1, HGTD6N50E1S




Fig. 1 - Typical transfer characteristics.




Fig. 2 - Typical saturation characteristics.




Fig. 3 - Saturation voltage as a function of collector-emitter current. (Typical)




Fig. 4 - DC collector current as a function of case temperature.




Fig. 5 - Capacitance as a function of collector-to-emitter voltage. (Typical)




Fig. 6 - Inductive switching test circuit.

7  
INSULATED GATE  
BIPOLAR TRANSISTOR

# HGTD6N40E1, HGTD6N40E1S HGTD6N50E1, HGTD6N50E1S




Fig. 7 - Turn-off delay as a function of collector-to-emitter current. (Typical)




Fig. 8 - Fall time as a function of collector-to-emitter current. (Typical)




Fig. 9 - Turn-off switching loss as a function of collector-to-emitter current. (Typical)




Fig. 10 - Maximum operating frequency as a function of collector current and voltage. (Typical)




Fig. 11 - Normalized switching waveforms at constant gate current.

## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode

May 1991

### Features

- 6 Amp, 400 and 500 Volt
- Latch Free Operation
- Typical Fall Time < 1.1µs
- High Input Impedance
- Low Conduction Loss
- With Anti-Parallel Diode
- $t_{rr} < 60ns$


### Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25°C and 150°C. The diode used in parallel with the IGBT is an ultrafast ( $t_{rr} < 60ns$ ) with soft recovery characteristic.

The IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


These devices are supplied in the JEDEC TO-220 package.

### Package

 TO-220AB  
TOP VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ C$ ), Unless Otherwise Specified

	HGTP6N40E1D	HGTP6N50E1D	UNITS
Collector-Emitter Voltage	400	500	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$	400	500	V
Collector Current Continuous			
at $T_C = 25^\circ C$	7.5	7.5	A
at $T_C = 90^\circ C$	6	6	A
Collector Current Pulsed (Note 1)	7.5	7.5	A
Gate-Emitter Voltage Continuous	$\pm 20$	$\pm 20$	V
Diode Forward Current			
at $T_C = 25^\circ C$	10	10	A
at $T_C = 90^\circ C$	6	6	A
Power Dissipation Total @ $T_C = 25^\circ C$	75	75	W
Power Dissipation Derating $T_C > 25^\circ C$	0.6	0.6	W/°C
Operating and Storage Junction Temperature Range	-55 to +150	-55 to +150	°C
Maximum Lead Temperature for Soldering	260	260	°C

Note 1.  $T_J = 150^\circ C$ , Min.  $R_{GE} = 25\Omega$  w/o latch

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

## Specifications HGTP6N40E1D/HGTP6N50E1D

**Electrical Characteristics** At Case Temperature ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			HGTP6N40E1D		HGTP6N50E1D		
			MIN.	MAX.	MIN.	MAX.	
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 1.25\text{mA}$ $V_{GE} = 0$	400	-	500	-	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_C = 1\text{mA}$	2	4.5	2	4.5	V
Zero-Gate Voltage Collector Current	$I_{CES}$	$T_J = 150^\circ\text{C}$	-	1.25	-	-	mA
		$V_{CE} = 400\text{V}$	-	-	-	1.25	mA
		$V_{CE} = 500\text{V}$	-	-	-	-	-
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20\text{V}$ $V_{CE} = 0$	-	100	-	100	nA
Collector-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 3\text{A}$ $V_{GE} = 10\text{V}$ $T_J = 150^\circ\text{C}$	-	2.9	-	2.9	V
		$I_C = 3\text{A}$ $V_{GE} = 15\text{V}$ $T_J = 150^\circ\text{C}$	-	2.5	-	2.5	V
		$I_C = 3\text{A}$ $V_{GE} = 10\text{V}$ $T_J = 25^\circ\text{C}$	-	2.5	-	2.5	V
		$I_C = 3\text{A}$ $V_{GE} = 15\text{V}$ $T_J = 25^\circ\text{C}$	-	2.4	-	2.4	V
Gate-Emitter Plateau Voltage	$V_{GEP}$	$I_C = 3\text{A}$ $V_{CE} = 10\text{V}$	6.5 (typ.)				V
On-State Gate Charge	$Q_{G(on)}$	$I_C = 3\text{A}$ $V_{CE} = 10\text{V}$	6.9 (typ)				nC
Turn-On Delay Time	$t_{d(on)}$	Resistive Load	90 (typ)				ns
Rise Time	$t_r$	$I_C = 3\text{A}, R_L = 133\Omega$	32 (typ)				ns
Turn-Off Delay Time	$t_{d(off)}$	$V_{CE} = 400\text{V}$ $T_J = 150^\circ\text{C}$	24 (typ)				ns
Fall Time	$t_f$	$V_{GE} = 10\text{V}$	1100 (typ)				ns
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = $W_{off} \times \text{frequency}$ )	$W_{off}$	$R_g = 25\Omega$	0.29 (typ)				mJ
Turn-Off Delay Time	$t_{d(off)l}$	Inductive Load (See Figure 6)	-	190	-	190	ns
Fall Time	$t_{fi}$		-	1	-	1	$\mu\text{s}$
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = $W_{off} \times \text{frequency}$ )	$W_{off}$	$I_C = 3\text{A}, R_L = 133\Omega$ $L = 50\mu\text{H}, R_g = 25\Omega$ $V_{CE(clp)} = 400\text{V}$ $T_J = 150^\circ\text{C}$ $V_{GE} = 10\text{V}$	-	0.43	-	0.43	mJ
Thermal Resistance Junction-to-Case (IGBT)	$R_{\theta JC}$		-	2.08	-	2.08	$^\circ\text{C/W}$
Thermal Resistance of Diode	$R_{\theta JC}$		-	2	-	2	$^\circ\text{C/W}$
Diode Forward Voltage	$V_{EC}$	$I_{EC} = 6\text{A}$	-	1.6	-	1.6	V
Diode Reverse Recovery Time	$T_{rr}$	$I_{EC} = 6\text{A}$ $di/dt = 100\text{A}/\mu\text{s}$	-	60	-	60	ns



# HGTP6N40E1D/HGTP6N50E1D




FIGURE 1. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 2. TYPICAL SATURATION CHARACTERISTICS




FIGURE 3. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT (TYPICAL)




FIGURE 4. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-TO-EMITTER VOLTAGE (TYPICAL)






FIGURE 6. INDUCTIVE SWITCHING TEST CIRCUIT


# HGTP6N40E1D/HGTP6N50E1D




**FIGURE 7. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-TO-EMITTER CURRENT (TYPICAL)**




**FIGURE 8. FALL TIME AS A FUNCTION OF COLLECTOR-TO-EMITTER CURRENT (TYPICAL)**




**FIGURE 9. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT (TYPICAL)**



**FIGURE 10. MAXIMUM OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR CURRENT AND VOLTAGE (TYPICAL)**



**FIGURE 11. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT**



**FIGURE 12. TYPICAL FORWARD VOLTAGE**




FIGURE 13. TYPICAL REVERSE LEAKAGE




FIGURE 14. TYPICAL REVERSE RECOVERY TIME

# HGTD10N40F1/F1S HGTD10N50F1/F1S

## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)

August 1991

### Features

- 10 Amp, 400 and 500 Volt
- $V_{CE(ON)}$ : 2.5V Max.
- $T_{Fall}$ : 1.4 $\mu$ s
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance

### Applications


- Power Supplies
- Motor Drives
- Protective Circuits

### Description

The HGTD10N40F1, HGTD10N40F1S, HGTD10N50F1, and HGTD10N50F1S are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high voltage, low on-dissipation applications such as switching regulators and motor drivers. These types can be operated directly from low power integrated circuits.


The HGTD10N40F1 and the HGTD10N50F1 are supplied in the JEDEC TO-251AA plastic package. The HGTD10N40F1S and the HGTD10N50F1S are supplied in the JEDEC TO-252AA surface-mount plastic package.

### Packages



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	HGTD10N40F1 HGTD10N40F1S	HGTD10N50F1 HGTD10N50F1S	UNITS
Collector-Emitter Voltage .....	$V_{CES}$ 400	500	V
Collector-Gate Voltage $R_{GE} = 1\text{M}\Omega$ .....	$V_{CGR}$ 400	500	V
Gate-Emitter Voltage .....	$V_{GE}$ $\pm 20$	$\pm 20$	V
Collector Current Continuous			
at $T_C = 25^\circ\text{C}$ .....	$I_{C25}$ 12	12	A
at $T_C = 90^\circ\text{C}$ .....	$I_{C90}$ 10	10	A
Power Dissipation Total @ $T_C = 25^\circ\text{C}$ .....	$P_D$ 75	75	W
Power Dissipation Derating $T_C = 25^\circ\text{C}$ .....	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	$^\circ\text{C}$

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

# HGTD10N40F1, HGTD10N40F1S HGTD10N50F1, HGTD10N50F1S

ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c = 25^\circ\text{C}$ ) Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS				UNITS	
		HGTD10N40F1 HGTD10N40F1S		HGTD10N50F1 HGTD10N50F1S			
		MIN.	MAX.	MIN.	MAX.		
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 250\ \mu\text{A}$ $V_{GE} = 0$	400	—	500	—	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_C = 1\ \text{mA}$	2	4.5	2	4.5	
Zero-Gate Voltage Collector Current	$I_{CES}$	$T_J = 150^\circ\text{C}$ $V_{CE} = 400\ \text{V}$ $V_{CE} = 500\ \text{V}$	—	250	—	— 250	$\mu\text{A}$
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20\ \text{V}$ $V_{CE} = 0$	—	100	—	100	nA
Collector-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 5\ \text{A}$ $V_{GE} = 10\ \text{V}$ $T_J = 150^\circ\text{C}$	—	2.5	—	2.5	V
		$I_C = 5\ \text{A}$ $V_{GE} = 15\ \text{V}$ $T_J = 150^\circ\text{C}$	—	2.2	—	2.2	
		$I_C = 5\ \text{A}$ $V_{GE} = 10\ \text{V}$ $T_J = 25^\circ\text{C}$	—	2.5	—	2.5	
		$I_C = 5\ \text{A}$ $V_{GE} = 15\ \text{V}$ $T_J = 25^\circ\text{C}$	—	2.2	—	2.2	
Gate-Emitter Plateau Voltage	$V_{GEP}$	$I_C = 5\ \text{A}$ $V_{CE} = 10\ \text{V}$	5.3 (typ)				V
On-State Gate Charge	$Q_{G(on)}$	$I_C = 5\ \text{A}$ $V_{CE} = 10\ \text{V}$	13.4 (typ)				nC
Turn-On Delay Time	$t_{d(on)}$	Resistive Load $I_C = 5\ \text{A}$ $R_L = 80\ \Omega$ $V_{CE} = 400\ \text{V}$	45 (typ)				ns
Rise Time	$t_r$		35 (typ)				
Turn-Off Delay Time	$t_{d(off)}$		130 (typ)				
Fall Time	$t_{fi}$		1400 (typ)				
Turn-Off Energy Loss per Cycle (off switching dissipation = $W_{off} \times \text{frequency}$ )	$W_{off}$	$T_J = 150^\circ\text{C}$ $V_{GE} = 10\ \text{V}$ $R_g = 25\ \Omega$	0.64 (typ)				mJ
Turn-Off Delay Time	$t_{d(off)}$	Inductive Load (see Fig. 6)	—	375	—	375	ns
Fall Time	$t_{fi}$		—	1200	—	1200	
Turn-Off Energy Loss per Cycle (off switching dissipation = $W_{off} \times \text{frequency}$ )	$W_{off}$	$I_C = 5\ \text{A}$ $V_{CE(cip)} = 400\ \text{V}$ $R_L = 80\ \Omega$ $L = 50\ \mu\text{H}$ $T_J = 150^\circ\text{C}$ $V_{GE} = 10\ \text{V}$ $R_g = 25\ \Omega$	—	1.2	—	1.2	mJ
Thermal Resistance Junction-to-Case	$R_{\theta jc}$		—	1.67	—	1.67	$^\circ\text{C/W}$

7

INSULATED GATE  
BIPOLAR TRANSISTOR

# HGTD10N40F1, HGTD10N40F1S HGTD10N50F1, HGTD10N50F1S




Fig. 1 - Typical transfer characteristics.




Fig. 2 - Typical saturation characteristics.




Fig. 3 - Saturation voltage as a function of collector-emitter current. (Typical)




Fig. 4 - DC collector current as a function of case temperature.




Fig. 5 - Capacitance as a function of collector-to-emitter voltage. (Typical)




Fig. 6 - Inductive switching test circuit.

# HGTD10N40F1, HGTD10N40F1S HGTD10N50F1, HGTD10N50F1S




Fig. 7 - Turn-off delay as a function of collector-to-emitter current. (Typical)




Fig. 8 - Fall time as a function of collector-to-emitter current. (Typical)




Fig. 9 - Turn-off switching loss as a function of collector-to-emitter current. (Typical)




Fig. 10 - Maximum operating frequency as a function of collector current and voltage. (Typical)




Fig. 11 - Normalized switching waveforms at constant gate current.

# HGTH12N40C1/40E1/50C1/50E1 HGTM12N40C1/40E1/50C1/50E1 HGTP10N40C1/40E1/50C1/50E1

## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)

August 1991

### Features

- 10A and 12A, 400V and 500V
- $V_{CE(ON)}$ : 2.5V
- $T_{Fj}$ : 1 $\mu$ s, 0.5 $\mu$ s
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance
- No Anti-Parallel Diode

### Applications

- Power Supplies
- Motor Drives
- Protective Circuits

### Description


The HGTH12N40C1, HGTH12N40E1, HGTH12N50C1, HGTH12N50E1, HGTM12N40C1, HGTM12N40E1, HGTM12N50C1, HGTM12N50E1, HGTP10N40C1, HGTP10N40E1, HGTP10N50C1, and HGTP10N50E1 are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high-voltage, low on-dissipation applications such as switching regulators and motor drivers. These types can be operated directly from low-power integrated circuits.

The HGTH-types are supplied in the JEDEC TO-218AC plastic package and the HGTP-types in the JEDEC TO-220AB plastic package.


The HGTM-types are supplied in the JEDEC TO-204AA steel package.

### Packages


HGTH-TYPES JEDEC TO-218AC  
TOP VIEW



HGTP-TYPES JEDEC TO-220AB  
TOP VIEW




HGTM-TYPES JEDEC TO-204AA  
BOTTOM VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	HGTH12N40C1	HGTH12N50C1	HGTH12N40E1	HGTH12N50E1	HGTP10N40C1	HGTP10N50C1	HGTP10N40E1	HGTP10N50E1	UNITS
Collector-Emitter Voltage	$V_{CES}$	400	500	400	400	500	400	500	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$	$V_{CGR}$	400	500	400	400	500	400	500	V
Reverse Collector-Emitter Voltage	$V_{CES(rev.)}$	-5	-5	-5	-5	-5	-5	-5	V
Gate-Emitter Voltage	$V_{GE}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Collector Current Continuous	$I_C$	12	12	10	10	10	10	10	A
Collector Current Pulsed	$I_{CM}$	17.5	17.5	17.5	17.5	17.5	17.5	17.5	A
Power Dissipation @ $T_C = 25^\circ\text{C}$	PD	75	75	60	60	60	60	60	W
Power Dissipation Derate Above $T_C = 25^\circ\text{C}$		0.6	0.6	0.48	0.48	0.48	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{STG}$	-55 to +150	-55 to +150	-55 to +150	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							



**Specifications HGTH12N40C1, 40E1, 50C1, 50E1  
HGTM12N40C1, 40E1, 50C1, 50E1 HGTP10N40C1, 40E1, 50C1, 50E1**

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_C = 25^\circ\text{C}$ ) unless otherwise specified**

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			HGTH12N40C1	HGTH12N40E1	HGTH12N50C1	HGTH12N50E1	
			HGTM12N40C1	HGTM12N40E1	HGTM12N50C1	HGTM12N50E1	
		HGTP10N40C1	HGTP10N40E1	HGTP10N50C1	HGTP10N50E1		
		Min.	Max.	Min.	Max.		
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 1\text{ mA}$ $V_{GE} = 0$	400	—	500	—	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_C = 1\text{ mA}$	2	4.5 3 (typ.)	2	4.5 3 (typ.)	V
Zero-Gate Voltage Collector Current	$I_{CES}$	$V_{CE} = 400\text{ V}$ $V_{CE} = 500\text{ V}$	—	250	—	—	$\mu\text{A}$
		$T_C = 125^\circ\text{C}$ $V_{CE} = 400\text{ V}$ $V_{CE} = 500\text{ V}$	—	—	—	—	
			—	1000	—	—	
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20\text{ V}$ $V_{CE} = 0$	—	100	—	100	nA
Collector-Emitter On Voltage	$V_{CE(on)}$	$I_D = 10\text{ A}$ $V_{GE} = 10\text{ V}$	—	2.5	—	2.5	V
		$I_C = 17.5\text{ A}$ $V_{GE} = 20\text{ V}$	—	3.2	—	3.2	
Gate-Emitter Plateau Voltage	$V_{GEP}$	$I_C = 5\text{ A}$ $V_{CE} = 10\text{ V}$	—	6 (typ.)	—	6 (typ.)	V
On-State Gate Charge	$Q_9(on)$	$I_C = 5\text{ A}$ $V_{CE} = 10\text{ V}$	—	19 (typ.)	—	19 (typ.)	nC
Turn-On Delay Time	$t_d(on)$	$I_C = 10\text{ A}$ $V_{CE(CLPI)} = 300\text{ V}$ $L = 50\text{ }\mu\text{H}$ $T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{ V}$ $R_\theta = 50\text{ }\Omega$	—	50	—	50	ns
Rise Time	$t_r$		—	50	—	50	
Turn-Off Delay Time	$t_d(off)$		—	400	—	400	
Fall Time	$t_f$		Typ. 680	1000	Typ. 680	1000	
Turn-Off Energy Loss per Cycle (off switching dissipation = $E_{on}$ x frequency)	$E_{off}$ 40E1 50E1	$I_C = 10\text{ A}$ $V_{CE(CLPI)} = 300\text{ V}$ $L = 50\text{ }\mu\text{H}$ $T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{ V}$ $R_\theta = 50\text{ }\Omega$	680 (typ.)				$\mu\text{J}$
	40C1 50C1		400 (typ.)				
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	HGTH/HGTM	—	1.67	—	1.67	$^\circ\text{C/W}$
		HGTP	—	2.083	—	2.083	

**7**  
INSULATED GATE  
BIPOLAR TRANSISTOR

**HGTH12N40C1, 40E1, 50C1, 50E1**  
**HGTM12N40C1, 40E1, 50C1, 50E1 HGTP10N40C1, 40E1, 50C1, 50E1**




Fig. 1 - Maximum switching current level for all types.  $R_{\theta} = 50 \Omega$ ,  $V_{GE} = 0 V$  are the minimum allowable values.




Fig. 2 - Power dissipation vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized thermal response characteristics for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical saturation characteristics for all types.

**HGTH12N40C1, 40E1, 50C1, 50E1**  
**HGTM12N40C1, 40E1, 50C1, 50E1 HGTP10N40C1, 40E1, 50C1, 50E1**




Fig. 7 - Typical collector-to-emitter on-voltage as a function of collector current for all types.




Fig. 8 - Capacitance as a function of collector-to-emitter voltage for all types.




Fig. 9 - Typical V<sub>CE(on)</sub> vs. temperature for all types.




Fig. 10 - Inductive switching test circuit.




Fig. 11 - Typical turn-off delay time for all types.




Fig. 12 - Typical inductive switching waveforms.

**HGTH12N40C1, 40E1, 50C1, 50E1  
HGTM12N40C1, 40E1, 50C1, 50E1 HGTP10N40C1, 40E1, 50C1, 50E1**




Fig. 13 - Typical fall time for all types ( $I_c = 5 A$ ).




Fig. 14 - Typical fall time for all types ( $I_c = 10 A$ ).





Fig. 15 - Typical clamped inductive turn-off switching loss/cycle.



Refer to Harris application notes AN-7254 and AN-7260 on the use of normalized switching waveforms.

Fig. 16 - Normalized switching waveforms at constant gate current.

## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode

May 1992

### Features

- 10 Amp, 400 and 500 Volt
- $V_{CE(ON)}$ : 2.5V Max.
- $T_{Fall}$ : 1 $\mu$ s, 0.5 $\mu$ s
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance
- Anti-Parallel Diode

### Applications

- Power Supplies
- Motor Drives
- Protective Circuits


### Description

The HGTP10N40C1D, HGTP10N40E1D, HGTP10N50C1D, and HGTP10N50E1D are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high voltage, low on-dissipation applications such as switching regulators and motor drivers. They feature a discrete anti-parallel diode that shunts current around the IGBT in the reverse direction without introducing carriers into the depletion region. These types can be operated directly from low power integrated circuits.

They are supplied in the JEDEC TO-220AB plastic package.


### Package

JEDEC TO-220AB  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	HGTP10N40C1D HGTP10N40E1D	HGTP10N50C1D HGTP10N50E1D	UNITS
Collector-Emitter Voltage .....	$V_{CES}$ 400	500	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$ .....	$V_{CGR}$ 400	500	V
Gate-Emitter Voltage .....	$V_{GE}$ $\pm 20$	$\pm 20$	V
Collector Current Continuous			
at $T_C = 25^\circ\text{C}$ .....	$I_{C25}$ 17.5	17.5	A
at $T_C = 90^\circ\text{C}$ .....	$I_{C90}$ 10	10	A
Power Dissipation Total @ $T_C = 25^\circ\text{C}$ .....	$P_D$ 75	75	W
Power Dissipation Derating $T_C = 25^\circ\text{C}$ .....	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	$^\circ\text{C}$

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

# HGTP10N40C1D, HGTP10N40E1D HGTP10N50C1D, HGTP10N50E1D

## ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_C = 25^\circ\text{C}$ ) unless otherwise specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			HGTP10N40C1D HGTP10N40E1D		HGTP10N50C1D HGTP10N50E1D		
			MIN	MAX	MIN	MAX	
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 1\text{mA}, V_{GE} = 0$	400	-	500	-	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}, I_C = 1\text{mA}$	2	4.5	2	4.5	V
Zero-Gate Voltage Collector Current	$I_{CES}$	$V_{CE} = 400\text{V}$	-	250	-	-	$\mu\text{A}$
		$V_{CE} = 500\text{V}$	-	-	-	250	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ , $V_{CE} = 400\text{V}$	-	1000	-	-	$\mu\text{A}$
		$T_C = +125^\circ\text{C}$ , $V_{CE} = 500\text{V}$	-	-	-	1000	$\mu\text{A}$
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20\text{V}, V_{CE} = 0$	-	100	-	100	nA
Collector-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 10\text{A}, V_{GE} = 10\text{V}$	-	2.5	-	2.5	V
		$I_C = 17.5\text{A}, V_{GE} = 20\text{V}$	-	3.2	-	3.2	V
Gate-Emitter Plateau Voltage	$V_{GEP}$	$I_C = 5\text{A}, V_{CE} = 10\text{V}$	-	6 (typ)	-	6 (typ)	V
On-State Gate Charge	$Q_G(on)$	$I_C = 5\text{A}, V_{CE} = 10\text{V}$	-	19 (typ)	-	19 (typ)	nC
Turn-On Delay Time	$t_d(on)$	$I_C = 10\text{A}, V_{CE(clp)} = 300\text{V},$ $L = 50\mu\text{H}, T_J = 100^\circ\text{C}, V_{GE} = 10\text{V},$ $R_G = 50\Omega$	-	50	-	50	ns
Rise Time	$t_r$		-	50	-	50	ns
Turn-Off Delay Time	$t_d(off)$		-	400	-	400	ns
Fall Time	$t_f$		HGTP10N40E1D, HGTP10N50E1D	680 (typ)	1000	680 (typ)	1000
		HGTP10N40C1D, HGTP10N50C1D	400 (typ)	500	400 (typ)	500	ns
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = $E_{off} \times$ Frequency)	$E_{off}$	$I_C = 10\text{A},$ $V_{CE(clp)} = 300\text{V},$ $L = 50\mu\text{H},$ $T_J = 100^\circ\text{C},$ $V_{GE} = 10\text{V},$ $R_G = 50\Omega$	HGTP10N40E1D, HGTP10N50E1D		1810 (typ)		$\mu\text{J}$
			HGTP10N40C1D, HGTP10N50C1D		1070 (typ)		$\mu\text{J}$
Thermal Resistance	$R_{\theta JC}$		-	1.67	-	1.67	$^\circ\text{C/W}$
Diode Forward Voltage	$V_{EC}$	$I_{EC} = 10\text{A}$	-	2	-	2	V
Diode Reverse Recovery Time	$T_{rr}$	$I_{EC} = 10\text{A}, di/dt = 100\text{A}/\mu\text{s}$	-	100	-	100	ns




Fig. 1 - Maximum switching current level for all types.  
Minimum allowable values are  $R_G = 50\Omega, V_{GE} = 0\text{V}$




Fig. 2 - Power dissipation vs. temperature derating curve for all types

# HGTP10N40C1D, HGTP10N40E1D HGTP10N50C1D, HGTP10N50E1D




Fig. 3 - Typical normalized gate-threshold voltage as a function of junction temperature for all types.




Fig. 4 - Typical transfer characteristics for all types.




Fig. 5 - Typical saturation characteristics for all types.




Fig. 6 - Typical collector-to-emitter on-voltage as a function of collector current for all types.




Fig. 7 - Capacitance as a function of collector-to-emitter voltage for all types.




Fig. 8 - Typical  $V_{CE(ON)}$  vs. temperature for all types.

7  
INSULATED GATE  
BIPOLAR TRANSISTOR

**HGTP10N40C1D, HGTP10N40E1D HGTP10N50C1D, HGTP10N50E1D**




Fig. 9 - Inductive switching test circuit.




Fig. 10 - Typical turn-off delay time for all types.




Fig. 11 - Typical inductive switching waveforms.




Fig. 12 - Typical fall time for all types ( $I_c = 5 A$ ).




Fig. 13 - Typical fall time for all types ( $I_c = 10 A$ ).







Fig. 14 - Typical clamped inductive turn-off switching loss/cycle.



HGTP10N40C1D, HGTP10N40E1D HGTP10N50C1D, HGTP10N50E1D



## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode

May 1991

### Features

- 10 Amp, 400 and 500 Volt
- Latch Free Operation
- Typical Fall Time < 1.4μs
- High Input Impedance
- Low Conduction Loss
- With Anti-Parallel Diode
- $t_{rr} < 60ns$


### Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25°C and 150°C. The diode used in parallel with the IGBT is an ultrafast ( $t_{rr} < 60ns$ ) with soft recovery characteristic.

IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


These devices are supplied in the JEDEC TO-220 package.

### Package

 TO-220AB  
TOP VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ C$ ), Unless Otherwise Specified

	HGTP10N40F1D	HGTP10N50F1D	UNITS	
Collector-Emitter Voltage.....	$BV_{CES}$	400	500	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$ .....	$BV_{CGR}$	400	500	V
Collector Current Continuous				
at $T_C = 25^\circ C$ .....	$I_{C25}$	12	12	A
at $T_C = 90^\circ C$ .....	$I_{C90}$	10	10	A
Collector Current Pulsed (Note 1).....	$I_{CM}$	12	12	A
Gate-Emitter Voltage Continuous.....	$V_{GES}$	$\pm 20$	$\pm 20$	V
Diode Forward Current				
at $T_C = 25^\circ C$ .....	$I_{f25}$	16	16	A
at $T_C = 90^\circ C$ .....	$I_{f90}$	10	10	A
Power Dissipation Total @ $T_C = 25^\circ C$ .....	$P_D$	75	75	W
Power Dissipation Derating $T_C > 25^\circ C$ .....		0.6	0.6	W/ $^\circ C$
Operating and Storage Junction Temperature Range.....	$T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ C$
Maximum Lead Temperature for Soldering.....	$T_L$	260	260	$^\circ C$

Note 1.  $T_J = 150^\circ C$ . Min.  $R_{GE} = 25\Omega$  w/o latch

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

## Specifications HGTP10N40F1D/HGTP10N50F1D

**Electrical Characteristics** At Case Temperature ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			HGTP10N40F1D		HGTP10N50F1D		
			MIN.	MAX.	MIN.	MAX.	
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 1.25\text{mA}$ $V_{GE} = 0$	400	-	500	-	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_C = 1\text{mA}$	2	4.5	2	4.5	V
Zero-Gate Voltage Collector Current	$I_{CES}$	$T_J = 150^\circ\text{C}$ $V_{CE} = 400\text{V}$	-	1.25	-	-	mA
		$V_{CE} = 500\text{V}$	-	-	-	1.25	mA
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20\text{V}$ $V_{CE} = 0$	-	100	-	100	nA
Collector-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 5\text{A}$ $V_{GE} = 10\text{V}$ $T_J = 150^\circ\text{C}$	-	2.5	-	2.5	V
		$I_C = 5\text{A}$ $V_{GE} = 15\text{V}$ $T_J = 150^\circ\text{C}$	-	2.2	-	2.2	V
		$I_C = 5\text{A}$ $V_{GE} = 10\text{V}$ $T_J = 25^\circ\text{C}$	-	2.5	-	2.5	V
		$I_C = 5\text{A}$ $V_{GE} = 15\text{V}$ $T_J = 25^\circ\text{C}$	-	2.2	-	2.2	V
Gate-Emitter Plateau Voltage	$V_{GEP}$	$I_C = 5\text{A}$ $V_{CE} = 10\text{V}$	5.3 (typ.)				V
On-State Gate Charge	$Q_{G(on)}$	$I_C = 5\text{A}$ $V_{CE} = 10\text{V}$	13.4 (typ.)				nC
Turn-On Delay Time	$t_{d(on)l}$	Resistive Load	45 (typ.)				ns
Rise Time	$t_{ri}$	$I_C = 5\text{A}, R_L = 80\Omega$ $V_{CE} = 400\text{V}$	35 (typ.)				ns
Turn-Off Delay Time	$t_{d(off)l}$	$T_J = 150^\circ\text{C}$	130 (typ.)				ns
Fall Time	$t_f$	$V_{GE} = 10\text{V}$	1400 (typ.)				ns
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = $W_{off} \times \text{frequency}$ )	$W_{off}$	$R_g = 25\Omega$	0.64 (typ.)				mJ
Turn-Off Delay Time	$t_{d(off)l}$	Inductive Load (See Figure 6) $I_C = 5\text{A}, R_L = 80\Omega$ $L = 50\mu\text{H}, R_g = 25\Omega$ $V_{CE(clp)} = 400\text{V}$ $T_J = 150^\circ\text{C}$ $V_{GE} = 10\text{V}$	-	375	-	375	ns
Fall Time	$t_{fi}$		-	1200	-	1200	ns
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = $W_{off} \times \text{frequency}$ )	$W_{off}$		-	1.2	-	1.2	mJ
Thermal Resistance Junction-to-Case (IGBT)	$R_{\theta JC}$		-	1.67	-	1.67	$^\circ\text{C/W}$
Thermal Resistance of Diode	$R_{\theta JC}$		-	2	-	2	$^\circ\text{C/W}$
Diode Forward Voltage	$V_{EC}$	$I_{EC} = 10\text{A}$	-	1.7	-	1.7	V
Diode Reverse Recovery Time	$T_{rr}$	$I_{EC} = 10\text{A}$ $di/dt = 100\text{A}/\mu\text{s}$	-	60	-	60	ns

7  
INSULATED GATE  
BIPOLAR TRANSISTOR

# HGTP10N40F1D/HGTP10N50F1D




FIGURE 1. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 2. TYPICAL SATURATION CHARACTERISTICS




FIGURE 3. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT (TYPICAL)




FIGURE 4. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-TO-EMITTER VOLTAGE (TYPICAL)




FIGURE 6. INDUCTIVE SWITCHING TEST CIRCUIT

# HGTP10N40F1D/HGTP10N50F1D




FIGURE 7. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-TO-EMITTER CURRENT (TYPICAL)




FIGURE 8. FALL TIME AS A FUNCTION OF COLLECTOR-TO-EMITTER CURRENT (TYPICAL)




FIGURE 9. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT (TYPICAL)




FIGURE 10. MAXIMUM OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR CURRENT AND VOLTAGE (TYPICAL)




FIGURE 11. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT




FIGURE 12. TYPICAL FORWARD VOLTAGE

HGTP10N40F1D/HGTP10N50F1D




FIGURE 13. TYPICAL REVERSE LEAKAGE




FIGURE 14. TYPICAL REVERSE RECOVERY TIME

## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode

August 1991

### Features

- 12 Amp, 400 and 500 Volt
- $V_{CE(ON)}$ : 2.5V Max.
- $T_{Fall}$ : 1 $\mu$ s, 0.5 $\mu$ s
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance
- Anti-Parallel Diode

### Applications


- Power Supplies
- Motor Drives
- Protective Circuits

### Description

The HGTH12N40C1D, HGTH12N40E1D, HGTH12N50C1D, and HGTH12N50E1D are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high voltage, low on-dissipation applications such as switching regulators and motor drivers. They feature a discrete anti-parallel diode that shunts current around the IGBT in the reverse direction without introducing carriers into the depletion region. These types can be operated directly from low power integrated circuits.


They are supplied in the JEDEC TO-218AC plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	HGTH12N40C1D HGTH12N40E1D	HGTH12N50C1D HGTH12N50E1D	UNITS
Collector-Emitter Voltage .....	$V_{CES}$ 400	500	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$ .....	$V_{CGR}$ 400	500	V
Gate-Emitter Voltage .....	$V_{GE}$ $\pm 20$	$\pm 20$	V
Collector Current Continuous .....	$I_C$ 12	12	A
Collector Current Pulsed .....	$I_{CM}$ 17.5	17.5	A
Power Dissipation Total @ $T_C = 25^\circ\text{C}$ .....	$P_D$ 75	75	W
Power Dissipation Derating $T_C = 25^\circ\text{C}$ .....	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	$^\circ\text{C}$

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

# HGTH12N40C1D, HGTH12N40E1D HGTH12N50C1D, HGTH12N50E1D

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_C = 25^\circ\text{C}$ ) unless otherwise specified**

CHARACTERISTIC		TEST CONDITIONS	LIMITS				UNITS
			HGTH12N40C1D HGTH12N40E1D		HGTH12N50C1D HGTH12N50E1D		
			MIN.	MAX.	MIN.	MAX.	
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 1\text{ mA}$ $V_{GE} = 0$	400	—	500	—	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_C = 1\text{ mA}$	2	4.5	2	4.5	
Zero-Gate Voltage Collector Current	$I_{CES}$	$V_{CE} = 400\text{ V}$ $V_{CE} = 500\text{ V}$	—	250	—	250	$\mu\text{A}$
		$T_C = 125^\circ\text{C}$ $V_{CE} = 400\text{ V}$ $V_{CE} = 500\text{ V}$	—	—	—	—	
			—	1000	—	1000	
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20\text{ V}$ $V_{CE} = 0$	—	100	—	100	nA
Collector-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 10\text{ A}$ $V_{GE} = 10\text{ V}$	—	2.5	—	2.5	V
		$I_C = 17.5\text{ A}$ $V_{GE} = 20\text{ V}$	—	3.2	—	3.2	
Gate-Emitter Plateau Voltage	$V_{GEP}$	$I_C = 5\text{ A}$ $V_{CE} = 10\text{ V}$	—	6 (typ)	—	6 (typ)	
On-State Gate Charge	$Q_G(on)$	$I_C = 5\text{ A}$ $V_{CE} = 10\text{ V}$	—	19(typ)	—	19(typ)	nC
Turn-On Delay Time	$t_d(on)$	$I_C = 10\text{ A}$ $V_{CE(clp)} = 300\text{ V}$ $L = 50\text{ }\mu\text{H}$ $T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{ V}$ $R_\theta = 50\text{ }\Omega$	—	50	—	50	ns
Rise Time	$t_r$		—	50	—	50	
Turn-Off Delay Time	$t_d(off)$		—	400	—	400	
Fall Time	$t_{fh}$		TYP		TYP		
	40E1D 50E1D 40C1D 50C1D		680 1000 680 1000	1000	680 1000	400 500	
Turn-Off Energy Loss per Cycle (off switching dissipation = $E_{off} \times \text{frequency}$ )	$E_{off}$	$I_C = 10\text{ A}$ $V_{CE(clp)} = 300\text{ V}$ $L = 50\text{ }\mu\text{H}$ $T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{ V}$ $R_\theta = 50\text{ }\Omega$	1810 (typ)				$\mu\text{J}$
	40E1D 50E1D 40C1D 50C1D	1070 (typ)					
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		—	1.67	—	1.67	$^\circ\text{C/W}$
Diode Forward Voltage	$V_{EC}$	$I_{EC} = 10\text{ A}$	—	2	—	2	V
Diode Reverse Recovery Time	$T_{rr}$	$I_{EC} = 10\text{ A}$ $di/dt = 100\text{ A}/\mu\text{s}$	—	100	—	100	ns




Fig. 1 - Maximum switching current level for all types.  
Minimum allowable values are  $R_\theta = 50\text{ }\Omega$ ,  $V_{GE} = 0\text{ V}$ .




Fig. 2 - Power dissipation vs. temperature derating curve for all types.



# HGTH12N40C1D, 40E1D HGTH12N50C1D, 50E1D




Fig. 3 - Typical normalized gate-threshold voltage as a function of junction temperature for all types.




Fig. 4 - Typical transfer characteristics for all types.




Fig. 5 - Typical saturation characteristics for all types.




Fig. 6 - Typical collector-to-emitter on-voltage as a function of collector current for all types.




Fig. 7 - Capacitance as a function of collector-to-emitter voltage for all types.






Fig. 8 - Typical  $V_{CE(ON)}$  vs. temperature for all types.


**HGTH12N40C1D, HGTH12N40E1D HGTH12N50C1D, HGTH12N50E1D**




**Fig. 9 - Inductive switching test circuit.**




**Fig. 10 - Typical turn-off delay time for all types.**




**Fig. 11 - Typical inductive switching waveforms.**



**Fig. 12 - Typical fall time for all types (Ic = 5 A).**



**Fig. 13 - Typical fall time for all types (Ic = 10 A).**



**Fig. 14 - Typical clamped inductive turn-off switching loss/cycle.**

HGTH12N40C1D, HGTH12N40E1D HGTH12N50C1D, HGTH12N50E1D




Fig. 15 - Normalized switching waveforms at constant gate current. (Refer to Harris application notes AN7254 and AN7260.)




Fig. 16 - Typical diode collector-to-emitter voltage vs. current for all types.




Fig. 17 - Typical diode reverse-recovery time for all types.



HARRIS

# HGTG12N60D1D

## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with Anti-Parallel Ultra-Fast Diode

May 1992

### Features

- 12 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time <500ns
- Low Conduction Loss
- With Anti-Parallel Diode
- $t_{rr} < 60ns$

### Description


The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C. The diode used in parallel with the IGBT is an ultrafast ( $t_{rr} < 60ns$ ) with soft recovery characteristic.

The IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

This type is supplied in the JEDEC TO-247 style package.


### Package

TO-247  
TOP VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ C$ ), Unless Otherwise Specified

	HGTG12N60D1D	UNITS
Collector-Emitter Voltage	600	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$	600	V
Collector Current Continuous		
@ $T_C = +25^\circ$	21	A
@ $T_C = +90^\circ$	12	A
Collector Current Pulsed (1)	48	A
Gate-Emitter Voltage Continuous	$\pm 20$	V
Switching Safe Operating Area at $T_J = +150^\circ C$	30A @ 0.8BV <sub>CES</sub>	-
Diode Forward Current		
@ $T_C = +25^\circ$	21	A
@ $T_C = +90^\circ$	12	A
Power Dissipation Total @ $T_C = +25^\circ C$	75	W
Power Dissipation Derating $T_C > +25^\circ C$	0.8	W/ $^\circ C$
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ C$
Maximum Lead Temperature for Soldering (0.125" from case for 5 seconds)	260	$^\circ C$

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.  
Copyright © Harris Corporation 1992

File Number 2800.1

# Specifications HGTG12N60D1D

**Electrical Characteristics** At Case Temperature ( $T_C$ ) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		LIMITS			UNITS
				MIN	TYP	MAX	
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 280\mu A, V_{GE} = 0V$		600	-	-	V
Collector-Emitter Leakage Voltage	$I_{CES}$	$V_{CE} = BV_{CES}$	$T_C = +25^\circ C$	-	-	280	$\mu A$
		$V_{CE} = 0.8 BV_{CES}$	$T_C = +125^\circ C$	-	-	5.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15V$	$T_C = +25^\circ C$	-	1.9	2.5	V
			$T_C = +125^\circ C$	-	2.1	2.7	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 250\mu A, V_{CE} = V_{GE}$	$T_C = +25^\circ C$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20V$		-	-	$\pm 500$	nA
Gate-Emitter Plateau Voltage	$V_{GEP}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$		-	7.2	-	V
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15V$	-	45	60	nC
			$V_{GE} = 20V$	-	70	90	nC
Current Turn-On Delay Time	$t_{d(on)i}$	$L = 500\mu H, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 15V, T_J = 150^\circ C, V_{CE} = 0.8 BV_{CES}$		-	100	-	ns
Current Rise Time	$t_{ri}$			-	150	-	ns
Current Turn-Off	$t_{d(off)i}$			-	430	600	ns
Current Fall Time	$t_{fi}$			-	430	600	ns
Turn-Off Energy(1)	$W_{off}$			-	1.8	-	mJ
Thermal Resistance IGBT	$R_{\theta JC}$			-	-	1.67	$^\circ C/W$
Thermal Resistance Diode	$R_{\theta JC}$			-	-	1.5	$^\circ C/W$
Diode Forward Voltage	$V_{EC}$	$I_{EC} = 12A$				1.50	V
Diode Reverse Recovery Time	$t_{rr}$	$I_{EC} = 12A, di/dt = 100A/\mu s$				60	ns

(1) Turn-off Energy Loss ( $W_{off}$ ) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE} = 0A$ ). The HGTG12N60D1D was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

7  
INSULATED GATE  
BIPOLAR TRANSISTOR




FIGURE 3. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260.)




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.

# HGTG12N60D1D




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE.




FIGURE 11. TYPICAL DIODE COLLECTOR-TO-EMITTER VOLTAGE.




FIGURE 12. TYPICAL  $t_{rr}$ ,  $t_a$ ,  $t_b$  vs FORWARD CURRENT.




FIGURE 13. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC.

7  
INSULATED GATE  
BIPOLAR TRANSISTOR

### Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows  $f_{max1}$  or  $f_{max2}$  whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

$f_{max1}$  is defined by  $f_{max1} = 0.05/t_{d(off)}$ .  $t_{d(off)}$  (deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible.  $t_{d(off)}$  is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than  $T_{JMAX}$ .  $t_{d(off)}$  is important when controlling output ripple under a lightly loaded condition.

$f_{max2}$  is defined by  $f_{max2} = (P_D - P_C)/W_{off}$ . The allowable dissipation ( $P_D$ ) is defined by  $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$ . The sum of device switching and conduction losses must not exceed  $P_D$ . A 50% duty factor was used (Figure 10) so that the conduction losses ( $P_C$ ) can be approximated by  $P_C = (V_{CE} \times I_{CE})/2$ .  $W_{off}$  is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE} = 0A$ ).

The switching power loss (Figure 10) is defined as  $f_{max1} \times W_{off}$ . Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.



## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

May 1992

### Features

- 12 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time <500ns
- High Input Impedance
- Low Conduction Loss


### Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

IGBTs are ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


This type is supplied in the JEDEC TO-204AA package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	HGTM12N60D1	UNITS
Collector-Emitter Voltage	600	V
Collector-Gate Voltage $R_{GE} = 1\text{M}\Omega$	600	V
Collector Current Continuous		
@ $T_C = +25^\circ$	21	A
@ $V_{GE} = 15\text{V}$ @ $T_C = +90^\circ$	12	A
Collector Current Pulsed (1)	48	A
Gate-Emitter Voltage Continuous	$\pm 25$	V
Switching Safe Operating Area at $T_J = +150^\circ\text{C}$	30A @ 0.8BV <sub>CES</sub>	-
Power Dissipation Total @ $T_C = +25^\circ\text{C}$	75	W
Power Dissipation Derating $T_C > +25^\circ\text{C}$	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	260	$^\circ\text{C}$

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

# Specifications HGTM12N60D1

## Electrical Characteristics At Case Temperature ( $T_C$ ) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		LIMITS			UNITS
				MIN	TYP	MAX	
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 250\mu A, V_{GE} = 0V$		600	-	-	V
Collector-Emitter Leakage Voltage	$I_{CES}$	$V_{CE} = BV_{CES}$	$T_C = +25^\circ C$	-	-	1.0	$\mu A$
		$V_{CE} = 0.8 BV_{CES}$	$T_C = +125^\circ C$	-	-	4.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15V$	$T_C = +25^\circ C$	-	1.9	2.5	V
			$T_C = +125^\circ C$	-	2.1	2.7	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 250\mu A, V_{CE} = V_{GE}$	$T_C = +25^\circ C$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20V$		-	-	$\pm 500$	nA
Gate-Emitter Plateau Voltage	$V_{GEP}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$		-	7.2	-	V
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15V$	-	45	60	nC
			$V_{GE} = 20V$	-	70	90	nC
Current Turn-On Delay Time	$t_{d(on)j}$	$L = 500\mu H, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 15V, T_J = 150^\circ C, V_{CE} = 0.8 BV_{CES}$		-	100	-	ns
Current Rise Time	$t_{ri}$			-	150	-	ns
Current Turn-Off Delay Time	$t_{d(off)j}$			-	430	600	ns
Current Fall Time	$t_{fi}$			-	430	600	ns
Turn-Off Energy(1)	$W_{off}$			-	1.8	-	mJ
Thermal Resistance IGBT	$R_{\theta JC}$			-	-	-	1.67

(1) Turn-off Energy Loss ( $W_{off}$ ) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE} = 0A$ ). The HGTM12N60D1 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

# HGTM12N60D1




FIGURE 3. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260.)




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT

7  
INSULATED GATE  
BIPOLAR TRANSISTOR




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE

### Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I<sub>CE</sub>) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f<sub>max1</sub> or f<sub>max2</sub> whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f<sub>max1</sub> is defined by  $f_{max1} = 0.05 / t_{d(off)}$ ; t<sub>d(off)</sub> deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. t<sub>d(off)</sub> is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than T<sub>JMAX</sub>. t<sub>d(off)</sub> is important when controlling output ripple under a lightly loaded condition.

f<sub>max2</sub> is defined by  $f_{max2} = (P_D - P_C) / W_{off}$ . The allowable dissipation (P<sub>D</sub>) is defined by  $P_D = (T_{JMAX} - T_C) / R_{gJC}$ . The sum of device switching and conduction losses must not exceed P<sub>D</sub>. A 50% duty factor was used (Figure 10) so that the conduction losses (P<sub>C</sub>) can be approximated by  $P_C = (V_{CE} \times I_{CE}) / 2$ . W<sub>off</sub> is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I<sub>CE</sub> = 0A).

The switching power loss (Figure 10) is defined as f<sub>max1</sub> × W<sub>off</sub>. Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

May 1992

## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

### Features

- 12 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time <500ns
- High Input Impedance
- Low Conduction Loss


### Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

IGBTs are ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


This type is supplied in the JEDEC TO-220AB package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	HGTP12N60D1	UNITS
Collector-Emitter Voltage .....	$BV_{CES}$	
Collector-Emitter Voltage $R_{GE} = 1M\Omega$ .....	600	V
Collector Current Continuous .....	$BV_{CGR}$	
@ $T_C = +25^\circ$ .....	600	V
@ $V_{GE} = 15V$ @ $T_C = +90^\circ$ .....	$I_{C25}$	
Collector Current Pulsed (1) .....	21	A
Gate-Emitter Voltage Continuous .....	12	A
Switching Safe Operating Area at $T_J = +150^\circ\text{C}$ .....	48	A
Power Dissipation Total @ $T_C = +25^\circ\text{C}$ .....	$I_{CM}$	
Power Dissipation Derating $T_C > +25^\circ\text{C}$ .....	$V_{GES}$	
Operating and Storage Junction Temperature Range .....	$\pm 25$	V
Maximum Lead Temperature for Soldering .....	30A @ 0.8 $BV_{CES}$	-
	75	W
	0.6	W/ $^\circ\text{C}$
	-55 to +150	$^\circ\text{C}$
	260	$^\circ\text{C}$

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

# Specifications HGTP12N60D1

**Electrical Characteristics** At Case Temperature ( $T_C$ ) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 250\mu A, V_{GE} = 0V$	600	-	-	V	
Collector-Emitter Leakage Voltage	$I_{CES}$	$V_{CE} = BV_{CES}, T_C = +25^\circ C$	-	-	1.0	$\mu A$	
		$V_{CE} = 0.8 BV_{CES}, T_C = +125^\circ C$	-	-	4.0	mA	
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15V$	$T_C = +25^\circ C$	-	1.9	2.5	V
			$T_C = +125^\circ C$	-	2.1	2.7	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 250\mu A, V_{CE} = V_{GE}$	$T_C = +25^\circ C$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20V$	-	-	$\pm 500$	nA	
Gate-Emitter Plateau Voltage	$V_{GEP}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	-	7.2	-	V	
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15V$	-	45	60	nC
			$V_{GE} = 20V$	-	70	90	nC
Current Turn-On Delay Time	$t_{d(on)i}$	$L = 500\mu H, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 15V, T_J = 150^\circ C, V_{CE} = 0.8 BV_{CES}$	-	100	-	ns	
Current Rise Time	$t_{ri}$		-	150	-	ns	
Current Turn-Off Delay Time	$t_{d(off)i}$		-	430	600	ns	
Current Fall Time	$t_{fi}$		-	430	600	ns	
Turn-Off Energy(1)	$W_{off}$		-	1.8	-	mJ	
Thermal Resistance IGBT	$R_{\theta JC}$		-	-	-	1.67	$^\circ C/W$

(1) Turn-off Energy Loss ( $W_{off}$ ) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_C = 0A$ ). The HGTP12N60D1 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)




FIGURE 3. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260.)




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT

7  
INSULATED GATE  
BIPOLAR TRANSISTOR




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMMITER CURRENT




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE

### Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows  $f_{max1}$  or  $f_{max2}$  whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

$f_{max1}$  is defined by  $f_{max1} = 0.05/t_{d(off)}$ .  $t_{d(off)}$  (deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible.  $t_{d(off)}$  is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than  $T_{JMAX}$ .  $t_{d(off)}$  is important when controlling output ripple under a lightly loaded condition.

$f_{max2}$  is defined by  $f_{max2} = (P_D - P_C)/W_{off}$ . The allowable dissipation ( $P_D$ ) is defined by  $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$ . The sum of device switching and conduction losses must not exceed  $P_D$ . A 50% duty factor was used (Figure 10) so that the conduction losses ( $P_C$ ) can be approximated by  $P_C = (V_{CE} \times I_{CE})/2$ .  $W_{off}$  is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE} = 0A$ ).

The switching power loss (Figure 10) is defined as  $f_{max1} \times W_{off}$ . Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.



August 1991

### Features

- 15A and 20A, 400V and 500V
- $V_{CE(ON)}$ : 2.5V
- $T_{Fj}$ : 1 $\mu$ s, 0.5 $\mu$ s
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance
- No Anti-Parallel Diode

### Applications

- Power Supplies
- Motor Drives
- Protection Circuits

### Description


The HGTH20N40C1, HGTH20N40E1, HGTH20N50C1, HGTH20N50E1, HGTM20N40C1, HGTM20N40E1, HGTM20N50C1, HGTM20N50E1, HGTP15N40C1, HGTP15N40E1, HGTP15N50C1 and HGTP15N50E1 are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high-voltage, low on-dissipation applications such as switching regulators and motor drivers. These types can be operated directly from low-power integrated circuits.

The HGTH-types are supplied in the JEDEC TO-218AC plastic package and the HGTP-types in the JEDEC TO-220AB plastic package.


The HGTM-types are supplied in the JEDEC TO-204AA steel package.

### Packages


HGTH-TYPES JEDEC TO-218AC  
TOP VIEW



HGTP-TYPES JEDEC TO-220AB  
TOP VIEW




HGTM-TYPES JEDEC TO-204AA  
BOTTOM VIEW



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	HGTH20N40C1	HGTH20N50C1	HGTH20N40E1	HGTH20N50E1	HGTP15N40C1	HGTP15N50C1	HGTP15N40E1	HGTP15N50E1	UNITS
Collector-Emitter Voltage	400	500	400	500	400	500	400	500	V
Collector-Gate Voltage $R_{GE} = 1\text{M}\Omega$	400	500	400	500	400	500	400	500	V
Reverse Collector-Emitter Voltage	-5	-5	-5	-5	-5	-5	-5	-5	V
Gate-Emitter Voltage	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Collector Current Continuous	20	20	15	15	15	15	15	15	A
Collector Current Pulsed	35	35	35	35	35	35	35	35	A
Power Dissipation @ $T_C = 25^\circ\text{C}$	100	100	75	75	75	75	75	75	W
Power Dissipation Derate Above $T_C = 25^\circ\text{C}$	0.8	0.8	0.6	0.6	0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +150	-55 to +150	-55 to +150	-55 to +150	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

**Specifications HGTH20N40C1, 40E1, 50C1, 50E1  
HGTM20N40C1, 40E1, 50C1, 50E1 HGTP15N40C1, 40E1, 50C1, 50E1**

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c = 25^\circ\text{C}$ ) unless otherwise specified**

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			HGTH20N40C1 HGTM20N40C1 HGTP15N40C1	HGTH20N40E1 HGTM20N40E1 HGTP15N40E1	HGTH20N50C1 HGTM20N50C1 HGTP15N50C1	HGTH20N50E1 HGTM20N50E1 HGTP15N50E1	
			Min.	Max.	Min.	Max.	
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 1\text{ mA}$ $V_{GE} = 0$	400	—	500	—	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_C = 1\text{ mA}$	2	4.5	2	4.5	V
Zero-Gate Voltage Collector Current	$I_{CES}$	$V_{CE} = 400\text{ V}$ $V_{CE} = 500\text{ V}$	—	250	—	—	$\mu\text{A}$
		$T_C = 125^\circ\text{C}$ $V_{CE} = 400\text{ V}$ $V_{CE} = 500\text{ V}$	—	1000	—	—	
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20\text{ V}$ $V_{CE} = 0$	—	100	—	100	nA
Reverse Collector-Emitter Leakage Current	$I_{CE}$	$R_{GE} = 0\ \Omega$ $V_{EC} = 5\text{ V}$	—	-5	—	-5	mA
Collector-Emitter On Voltage	$V_{CE(on)}$	$I_C = 20\text{ A}$ $V_{GE} = 10\text{ V}$	—	2.5	—	2.5	V
		$I_C = 35\text{ A}$ $V_{GE} = 20\text{ V}$	—	3.2	—	3.2	
Gate-Emitter Plateau Voltage	$V_{GEP}$	$I_C = 10\text{ A}$ $V_{CE} = 10\text{ V}$	—	6 (typ.)	—	6 (typ.)	V
On-State Gate Charge	$Q_g(on)$	$I_C = 10\text{ A}$ $V_{CE} = 10\text{ V}$	—	33 (typ.)	—	33 (typ.)	nC
Turn-On Delay Time	$t_d(on)$	$I_C = 20\text{ A}$ $V_{CE(CL)} = 300\text{ V}$ $L = 25\ \mu\text{H}$ $T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{ V}$ $R_g = 25\ \Omega$	—	50	—	50	ns
Rise Time	$t_r$		—	50	—	50	
Turn-Off Delay Time	$t_d(off)$		—	400	—	400	
Fall Time	$t_f$		Typ. 680	1000	Typ. 680	1000	
Turn-Off Energy Loss per Cycle (off switching dissipation = $E_{off} \times$ frequency)	$E_{off}$ 40E1 50E1	$I_C = 10\text{ A}$ $V_{CE(CL)} = 300\text{ V}$ $L = 25\ \mu\text{H}$ $T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{ V}$ $R_g = 25\ \Omega$	1810 (typ.)				$\mu\text{J}$
	40C1 50C1		1070 (typ.)				
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	HGTH/HGTM	—	1.25	—	1.25	$^\circ\text{C/W}$
		HGTP	—	1.67	—	1.67	

**HGTH20N40C1, 40E1, 50C1, 50E1**  
**HGTM20N40C1, 40E1, 50C1, 50E1 HGTP15N40C1, 40E1, 50C1, 50E1**




Fig. 1 - Maximum switching current level for all types.  $R_0 = 25 \Omega$ ,  $V_{GE} = 0 V$  are the minimum allowable values.




Fig. 2 - Power dissipation vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Typical transfer characteristics for all types.




Fig. 5 - Typical saturation characteristics for all types.




Fig. 6 - Typical collector-to-emitter on-voltage as a function of collector current for all types.

**7**  
**INSULATED GATE**  
**BIPOLAR TRANSISTOR**

**HGTH20N40C1, 40E1, 50C1, 50E1**  
**HGTM20N40C1, 40E1, 50C1, 50E1 HGTP15N40C1, 40E1, 50C1, 50E1**




Fig. 7 - Capacitance as a function of collector-to-emitter voltage for all types.




Fig. 8 - Typical VCE(on) vs. temperature for all types.




Fig. 9 - Inductive switching test circuit.




Fig. 10 - Typical turn-off delay time for all types.




Fig. 11 - Typical inductive switching waveforms.




Fig. 12 - Typical fall time for all types.

**HGTH20N40C1, 40E1, 50C1, 50E1**  
**HGTM20N40C1, 40E1, 50C1, 50E1 HGTP15N40C1, 40E1, 50C1, 50E1**




Fig. 13 - Typical fall time for all types ( $I_C = 20 A$ ).





Fig. 14 - Typical clamped inductive turn-off switching loss/cycle.



Refer to Harris application notes AN-7254 and AN-7260 on the use of normalized switching waveforms.

Fig. 15 - Normalized switching waveforms at constant gate current.

## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode

June 1992

### Features

- 20 Amp, 400 and 500 Volt
- $V_{CE(ON)}$ : 2.5V Max.
- $T_{Fall}$ : 1 $\mu$ s, 0.5 $\mu$ s
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance
- Anti-Parallel Diode

### Applications


- Power Supplies
- Motor Drives
- Protective Circuits

### Description

The HGTH20N40C1D, HGTH20N40E1D, HGTH20N50C1D and HGTH20N50E1D are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high voltage, low on-dissipation applications such as switching regulators and motor drivers. They feature a discrete anti-parallel diode that shunts current around the IGBT in the reverse direction without introducing carriers into the depletion region. These types can be operated directly from low power integrated circuits.


They are supplied in the JEDEC TO-218AC plastic package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

	HGTH20N40C1D HGTH20N40E1D	HGTH20N50C1D HGTH20N50E1D	UNITS
Collector-Emitter Voltage..... $V_{CES}$	400	500	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$ ..... $V_{CGR}$	400	500	V
Gate-Emitter Voltage..... $V_{GE}$	$\pm 20$	$\pm 20$	V
Collector Current Continuous..... $I_C$	20	20	A
Collector Current Pulsed..... $I_{CM}$	35	35	A
Diode Forward Current Continuous			
@ $T_C = +25^\circ\text{C}$ ..... $I_{f25}$	35	35	A
@ $T_J = +90^\circ\text{C}$ ..... $I_{f90}$	20	20	A
Power Dissipation Total @ $T_C = +25^\circ\text{C}$ ..... $P_D$	100	100	W
Power Dissipation Derating $T_C = +25^\circ\text{C}$ .....	0.8	0.8	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range..... $T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ\text{C}$

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

# Specifications HGTH20N40C1D, 40E1D HGTH20N50C1D, 50E1D

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_C = 25^\circ\text{C}$ ) unless otherwise specified**

CHARACTERISTIC	TEST CONDITIONS	LIMITS				UNITS			
		HGTH20N40C1D HGTH20N40E1D		HGTH20N50C1D HGTH20N50E1D					
		MIN.	MAX.	MIN.	MAX.				
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 1\text{ mA}$ $V_{GE} = 0$		400	—	500	—	V	
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_C = 1\text{ mA}$		2	4.5	2	4.5		
Zero-Gate Voltage Collector Current	$I_{CES}$	$V_{CE} = 400\text{ V}$		—	250	—	—	$\mu\text{A}$	
		$V_{CE} = 500\text{ V}$		—	—	—	250		
		$T_C = 125^\circ\text{C}$		—	—	—	—		
		$V_{CE} = 400\text{ V}$ $V_{CE} = 500\text{ V}$		—	1000	—	—		1000
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20\text{ V}$ $V_{CE} = 0$		—	100	—	100	nA	
Collector-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 20\text{ A}$ $V_{GE} = 10\text{ V}$		—	2.5	—	2.5	V	
		$I_C = 35\text{ A}$ $V_{GE} = 20\text{ V}$		—	3.2	—	3.2		
Gate-Emitter Plateau Voltage	$V_{GEP}$	$I_C = 10\text{ A}$ $V_{CE} = 10\text{ V}$		—	6 (typ)	—	6 (typ)		
On-State Gate Charge	$Q_G(on)$	$I_C = 10\text{ A}$ $V_{CE} = 10\text{ V}$		—	33(typ)	—	33(typ)	nC	
Turn-On Delay Time	$t_d(on)$	$I_C = 20\text{ A}$ $V_{CE(clp)} = 300\text{ V}$ $L = 25\text{ }\mu\text{H}$ $T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{ V}$ $R_\theta = 25\text{ }\Omega$		—	50	—	50	ns	
Rise Time	$t_r$			—	50	—	50		
Turn-Off Delay Time	$t_d(off)$			—	400	—	400		
Fall Time	$t_f$			TYP	680	TYP	680		1000
				TYP	400	TYP	400		500
Turn-Off Energy Loss per Cycle (off switching dissipation = $E_{off} \times \text{frequency}$ )	$E_{off}$	$I_C = 20\text{ A}$ $V_{CE(clp)} = 300\text{ V}$ $L = 25\text{ }\mu\text{H}$		1810 (typ)				$\mu\text{J}$	
	40E1D	$T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{ V}$ $R_\theta = 25\text{ }\Omega$		1070 (typ)					
	50E1D								
	40C1D 50C1D								
Thermal Resistance Junction-to-Case	$R\theta_{JC}$			—	1.25	—	1.25	$^\circ\text{C/W}$	
Diode Forward Voltage	$V_{EC}$	$I_{EC} = 20\text{ A}$		—	2	—	2	V	
Diode Reverse Recovery Time	$T_{rr}$	$I_{EC} = 20\text{ A}$ $di/dt = 100\text{ A}/\mu\text{s}$		—	100	—	100	ns	




Fig. 1 - Maximum switching current level for all types.  
Minimum allowable values are  $R_\theta = 50\text{ }\Omega$ ,  $V_{GE} = 0\text{ V}$ .




Fig. 2 - Power dissipation vs. temperature derating curve for all types.

7  
INSULATED GATE  
BIPOLAR TRANSISTOR

# HGTH20N40C1D, HGTH20N40E1D HGTH20N50C1D, HGTH20N50E1D




Fig. 3 - Typical normalized gate-threshold voltage as a function of junction temperature for all types.




Fig. 4 - Typical transfer characteristics for all types.




Fig. 5 - Typical saturation characteristics for all types.




Fig. 6 - Typical collector-to-emitter on-voltage as a function of collector current for all types.




Fig. 7 - Capacitance as a function of collector-to-emitter voltage for all types.




Fig. 8 - Typical V<sub>CE(ON)</sub> vs. temperature for all types.



HGTH20N40C1D, HGTH20N40E1D HGTH20N50C1D, HGTH20N50E1D




Fig. 9 - Inductive switching test circuit.




Fig. 10 - Typical turn-off delay time for all types.




Fig. 11 - Typical inductive switching waveforms.




Fig. 12 - Typical fall time for all types (Ic = 10 A).




Fig. 13 - Typical fall time for all types (Ic = 20 A).




Fig. 14 - Typical clamped inductive turn-off switching loss/cycle.

7  
INSULATED GATE  
BIPOLAR TRANSISTOR




Fig. 15 - Normalized switching waveforms at constant gate current. (Refer to Harris application notes AN7254 and AN7260.)




Fig. 16 - Typical diode collector-to-emitter voltage vs. current for all types.




Fig. 17 - Typical diode reverse-recovery time for all types.

## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with Anti-Parallel Ultra-Fast Diode

May 1992

### Features

- 20 Amp, 500 Volt
- Latch Free Operation
- Typical Fall Time < 500ns
- High Input Impedance
- Low Conduction Loss
- With Anti-Parallel Diode
- $t_{rr} < 60ns$


### Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25°C and 150°C. The diode used in parallel with the IGBT is an ultrafast ( $t_{rr} < 60ns$ ) with soft recovery characteristic.

IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


This type is supplied in the JEDEC TO-247 package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ C$ ), Unless Otherwise Specified

	HGTG20N50C1D	UNITS
Collector-Emitter Voltage .....	500	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$ .....	500	V
Collector Current Continuous		
@ $T_C = 25^\circ C$ .....	26	A
@ $T_C = 90^\circ C$ .....	20	A
Collector Current Pulsed (1) .....	35	A
Gate-Emitter Voltage Continuous .....	$\pm 20$	V
Diode Forward Current		
@ $T_C = 25^\circ C$ .....	26	A
@ $T_C = 90^\circ C$ .....	20	A
Power Dissipation Total @ $T_C = 25^\circ C$ .....	75	W
Power Dissipation Derating $T_C > 25^\circ C$ .....	0.8	W/ $^\circ C$
Operating and Storage Junction Temperature Range .....	-55 to +150	$^\circ C$
Maximum Lead Temperature for Soldering .....	260	$^\circ C$

(1) ( $T_J = 150^\circ C$ , Min.  $R_{GE} = 25\Omega$  w/o latch)


### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							


# Specifications HGTG20N50C1D

## Electrical Characteristics At Case Temperature ( $T_C = 25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			HGTG20N50C1D		
			MIN	MAX	
Collector-Emitter Breakdown Voltage	$V_{CES}$	$I_C = 1\text{mA}, V_{GE} = 0$	500	-	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}, I_C = 1\text{mA}$	2	4.5	V
Zero-Gate Voltage Collector Current	$I_{CES}$	$V_{CE} = 500\text{V}$	-	250	$\mu\text{A}$
		$T_C = 125^\circ\text{C}$	-	-	$\mu\text{A}$
		$V_{CE} = 500\text{V}$	-	1000	$\mu\text{A}$
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20\text{V}, V_{CE} = 0$	-	100	nA
Collector-Emitter On-Voltage	$V_{CE(SAT)}$	$I_C = 20\text{A}, V_{GE} = 10\text{V}$	-	2.5	V
		$I_C = 35\text{A}, V_{GE} = 20\text{V}$	-	3.2	V
Gate-Emitter Plateau Voltage	$V_{GEP}$	$I_C = 10\text{A}, V_{CE} = 10\text{V}$	-	6 (typ)	V
On-State Gate Charge	$Q_{G(on)}$	$I_C = 10\text{A}, V_{CE} = 10\text{V}$	-	33 (typ)	nC
Turn-On Delay Time	$t_{d(on)}$	$I_C = 20\text{A}, V_{CE(clp)} = 300\text{V}$ $L = 25\mu\text{H}, T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{V}, R_g = 25\Omega$	-	50	ns
Rise Time	$t_{ri}$		-	50	ns
Turn-Off Delay Time	$t_{d(off)}$		-	400	ns
Fall Time	$t_{fi}$		400 (typ)	500	ns
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = $E_{off} \times$ Frequency)	$E_{off}$		$I_C = 20\text{A}, V_{CE(clp)} = 300\text{V}$ $L = 25\mu\text{H}, T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{V}, R_g = 25\Omega$	1070 (typ)	
Thermal Resistance Junction-to-Case (IGBT)	$R\theta_{JC}$		-	1.25	$^\circ\text{C}/\text{W}$
Thermal Resistance of Diode	$R\theta_{JC}$		-	1.5	$^\circ\text{C}/\text{W}$
Diode Forward Voltage	$V_{EC}$	$I_{EC} = 20\text{A}$	-	1.8	V
Diode Reverse Recovery Time	$t_{rr}$	$I_{EC} = 20\text{A}, di/dt = 100\text{A}/\mu\text{s}$	-	60	ns



**FIGURE 1. POWER DISSIPATION VS. TEMPERATURE DERATING CURVE FOR ALL TYPES.**



**FIGURE 2. TYPICAL NORMALIZED GATE-THRESHOLD VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE FOR ALL TYPES.**




FIGURE 3. TYPICAL TRANSFER CHARACTERISTICS FOR ALL TYPES.




FIGURE 4. TYPICAL SATURATION CHARACTERISTICS FOR ALL TYPES.




FIGURE 5. TYPICAL COLLECTOR-TO-EMITTER ON-VOLTAGE AS A FUNCTION OF COLLECTOR CURRENT FOR ALL TYPES.




FIGURE 6. CAPACITANCE AS A FUNCTION OF COLLECTOR-TO-EMITTER VOLTAGE FOR ALL TYPES.




FIGURE 7. TYPICAL  $V_{CE(ON)}$  vs. TEMPERATURE FOR ALL TYPES.




FIGURE 8. INDUCTIVE SWITCHING TEST CIRCUIT.

7  
INSULATED GATE  
BIPOLAR TRANSISTOR

# HGTG20N50C1D




FIGURE 9. TYPICAL TURN-OFF DELAY TIME FOR ALL TYPES




FIGURE 10. TYPICAL INDUCTIVE SWITCHING WAVEFORMS.




FIGURE 11. TYPICAL FALL TIME FOR ALL TYPES (IC = 10A).




FIGURE 12. TYPICAL FALL TIME FOR ALL TYPES (IC = 20A).




FIGURE 13. TYPICAL CLAMPED INDUCTIVE TURN-OFF SWITCHING LOSS/CYCLE




FIGURE 14. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO HARRIS APPLICATION NOTES AN7254 AND AN7260.)

# HGTG20N50C1D




FIGURE 15. TYPICAL DIODE REVERSE VOLTAGE vs. REVERSE CURRENT.




FIGURE 16. TYPICAL  $t_{rr}$ ,  $t_a$ ,  $t_b$  vs. FORWARD CURRENT.




FIGURE 17. FORWARD VOLTAGE vs. FORWARD CURRENT CHARACTERISTIC.

## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

May 1992

### Features

- 34 Amp, 1000 Volt
- Latch Free Operation
- Typical Fall Time 520ns
- High Input Impedance
- Low Conduction Loss


### Description

The HGTG20N100D2 is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


This type is supplied in the JEDEC TO-247 package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	HGTG20N100D2	UNITS
Collector-Emitter Voltage	1000	V
Collector-Gate Voltage $R_{GE} = 1\text{M}\Omega$	1000	V
Collector Current Continuous		
@ $T_C = +25^\circ$	34	A
@ $T_C = +90^\circ$	20	A
Collector Current Pulsed (1)	100	A
Gate-Emitter Voltage Continuous	$\pm 20$	V
Gate-Emitter Voltage Pulsed	$\pm 30$	V
Switching Safe Operating Area at $T_J = +150^\circ\text{C}$	100A @ 0.8BV <sub>CES</sub>	-
Power Dissipation Total @ $T_C = +25^\circ\text{C}$	150	W
Power Dissipation Derating $T_C > +25^\circ\text{C}$	1.20	W/°C
Operating and Storage Junction Temperature Range	-55 to +150	°C
Maximum Lead Temperature for Soldering (0.125" from case for 5 seconds)	260	°C
Short Circuit Withstand Time(2)		
@ $V_{GE} = 15\text{V}$	3	$\mu\text{s}$
@ $V_{GE} = 10\text{V}$	15	$\mu\text{s}$

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

(2)  $V_{CE(pk)} = 600\text{V}$ ,  $T_C = 125^\circ\text{C}$ ,  $R_{GE} = 25\Omega$

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							



# Specifications HGTG20N100D2

**Electrical Characteristics** At Case Temperature ( $T_C$ ) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		LIMITS			UNITS		
				MIN	TYP	MAX			
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 250\mu A, V_{GE} = 0V$		1000	-	-	V		
Collector-Emitter Leakage Voltage	$I_{CES}$	$V_{CE} = BV_{CES}$	$T_C = +25^\circ C$	-	-	250	$\mu A$		
		$V_{CE} = 0.8 BV_{CES}$	$T_C = +125^\circ C$	-	-	1.0	mA		
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15V$	$T_C = +25^\circ C$	-	3.1	3.8	V		
			$T_C = +125^\circ C$	-	2.9	3.6	V		
		$I_C = I_{C90}, V_{GE} = 10V$	$T_C = +25^\circ C$	-	3.3	4.1	V		
			$T_C = +125^\circ C$	-	3.2	4.0	V		
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 500\mu A, V_{CE} = V_{GE}$	$T_C = +25^\circ C$	3.0	4.5	6.0	V		
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20V$		-	-	$\pm 250$	nA		
Gate-Emitter Plateau Voltage	$V_{GEP}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$		-	7.1	-	V		
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15V$	-	120	160	nC		
			$V_{GE} = 20V$	-	163	212	nC		
Current Turn-On Delay Time	$t_{d(on)i}$	$L = 50\mu H, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 15V, T_J = 125^\circ C, V_{CE} = 0.8 BV_{CES}$		-	100	-	ns		
Current Rise Time	$t_{ri}$			-	150	-	ns		
Current Turn-Off Delay Time	$t_{d(off)i}$			-	500	650	ns		
Current Fall Time	$t_{fi}$			-	520	680	ns		
Turn-Off Energy(1)	$W_{off}$			-	3.7	-	mJ		
Current Turn-On Delay Time	$t_{d(on)i}$	$L = 50\mu H, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 10V, T_J = 125^\circ C, V_{CE} = 0.8 BV_{CES}$		-	100	-	ns		
				Current Rise Time	$t_{ri}$	-	150	-	ns
				Current Turn-Off	$t_{d(off)i}$	-	410	530	ns
				Current Fall Time	$t_{fi}$	-	520	680	ns
				Turn-Off Energy(1)	$W_{off}$	-	3.7	-	mJ
Thermal Resistance	$R_{\theta JC}$			-	.7	.83	$^\circ C/W$		

(1) Turn-off Energy Loss ( $W_{off}$ ) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE} = 0A$ ). The HGTG20N100D2 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

7  
INSULATED GATE  
BIPOLAR TRANSISTOR




FIGURE 3. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260.)




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE.




FIGURE 11. COLLECTOR-EMITTER SATURATION VOLT.




FIGURE 12. INDUCTION SWITCHING TEST CIRCUIT.

**Operating Frequency Information**

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows  $f_{max1}$  or  $f_{max2}$  whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

$f_{max1}$  is defined by  $f_{max1} = 0.05/t_{d(off)}$ ;  $t_{d(off)}$  deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible.  $t_{d(off)}$  is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than  $T_{JMAX}$ .  $t_{d(off)}$  is important when controlling output ripple under a lightly loaded condition.

$f_{max2}$  is defined by  $f_{max2} = (P_D - P_C)/W_{off}$ . The allowable dissipation ( $P_D$ ) is defined by  $P_D = (T_{JMAX} - T_C)/R_{gJC}$ . The sum of device switching and conduction losses must not exceed  $P_D$ . A 50% duty factor was used (Figure 10) so that the conduction losses ( $P_C$ ) can be approximated by  $P_C = (V_{CE} \times I_{CE})/2$ .  $W_{off}$  is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE} = 0A$ ).

The switching power loss (Figure 10) is defined as  $f_{max1} \times W_{off}$ . Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

May 1992

### Features

- 24 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time <500ns
- High Input Impedance
- Low Conduction Loss


### Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

IGBTs are ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


This type is supplied in the JEDEC TO-247 package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specific

	HGTG24N60D1	UNITS
Collector-Emitter Voltage . . . . .	600	V
Collector-Gate Voltage $R_{GE} = 1\text{M}\Omega$ . . . . .	600	V
Collector Current Continuous		
@ $T_C = +25^\circ$ . . . . .	40	A
@ $V_{GE} = 15\text{V}$ @ $T_C = +90^\circ$ . . . . .	24	A
Collector Current Pulsed <sup>(1)</sup> . . . . .	96	A
Gate-Emitter Voltage Continuous . . . . .	$\pm 25$	V
Switching Safe Operating Area at $T_J = +150^\circ\text{C}$ . . . . .	60A @ 0.8BV <sub>CES</sub>	-
Power Dissipation Total @ $T_C = +25^\circ\text{C}$ . . . . .	125	W
Power Dissipation Derating $T_C > +25^\circ\text{C}$ . . . . .	1.0	W/°C
Operating and Storage Junction Temperature Range . . . . .	-55 to +150	°C
Maximum Lead Temperature for Soldering . . . . .	260	°C
(0.125" from case for 5 seconds)		

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

# Specifications HGTG24N60D1

**Electrical Characteristics** At Case Temperature ( $T_C$ ) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 250\mu A, V_{GE} = 0V$	600	-	-	V	
Collector-Emitter Leakage Voltage	$I_{CES}$	$V_{CE} = BV_{CES}, T_C = +25^\circ C$	-	-	1.0	mA	
		$V_{CE} = 0.8 BV_{CES}, T_C = +125^\circ C$	-	-	4.0	mA	
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15V$	$T_C = +25^\circ C$	-	1.7	2.3	V
			$T_C = +125^\circ C$	-	1.9	2.5	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 250\mu A, V_{CE} = V_{GE}$	3.0	4.5	6.0	V	
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20V$	-	-	$\pm 500$	nA	
Gate-Emitter Plateau Voltage	$V_{GEP}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	-	6.3	-	V	
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15V$	-	120	155	nC
			$V_{GE} = 20V$	-	155	200	nC
Current Turn-On Delay Time	$t_{d(on)i}$	$L = 500\mu H, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 15V, T_J = 150^\circ C, V_{CE} = 0.8 BV_{CES}$	-	100	-	ns	
Current Rise Time	$t_{ri}$		-	150	-	ns	
Current Turn-Off Delay Time	$t_{d(off)i}$		-	700	900	ns	
Current Fall Time	$t_{fi}$		-	450	600	ns	
Turn-Off Energy(1)	$W_{off}$		-	4.3	-	mJ	
Thermal Resistance	$R_{\theta JC}$			-	-	1.00	$^\circ C/W$

(1) Turn-off Energy Loss ( $W_{off}$ ) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE} = 0A$ ). The HGTG24N60D1 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

7  
INSULATED GATE  
BIPOLAR TRANSISTOR

# HGTG24N60D1




FIGURE 3. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260.)




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE

### Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I<sub>CE</sub>) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f<sub>max1</sub> or f<sub>max2</sub> whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f<sub>max1</sub> is defined by  $f_{max1} = 0.05 / t_d(off)$ . t<sub>d(off)</sub> (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. t<sub>d(off)</sub> is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than T<sub>JMAX</sub>. t<sub>d(off)</sub> is important when controlling output ripple under a lightly loaded condition.

f<sub>max2</sub> is defined by  $f_{max2} = (P_D - P_C) / W_{off}$ . The allowable dissipation (P<sub>D</sub>) is defined by  $P_D = (T_{JMAX} - T_C) / R_{θJC}$ . The sum of device switching and conduction losses must not exceed P<sub>D</sub>. A 50% duty factor was used (Figure 10) so that the conduction losses (P<sub>C</sub>) can be approximated by  $P_C = (V_{CE} \times I_{CE}) / 2$ . W<sub>off</sub> is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I<sub>CE</sub> = 0A).

The switching power loss (Figure 10) is defined as f<sub>max1</sub> × W<sub>off</sub>. Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.





# Specifications HGTG24N60D1D

**Electrical Characteristics** At Case Temperature ( $T_C$ ) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		LIMITS			UNITS
				MIN	TYP	MAX	
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 280\mu A, V_{GE} = 0V$		600	-	-	V
Collector-Emitter Leakage Voltage	$I_{CES}$	$V_{CE} = BV_{CES}$	$T_C = +25^\circ C$	-	-	280	$\mu A$
		$V_{CE} = 0.8 BV_{CES}$	$T_C = +125^\circ C$	-	-	5.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15V$	$T_C = +25^\circ C$	-	1.7	2.3	V
			$T_C = +125^\circ C$	-	1.9	2.5	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 250\mu A, V_{CE} = V_{GE}$	$T_C = +25^\circ C$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20V$		-	-	$\pm 500$	nA
Gate-Emitter Plateau Voltage	$V_{GEP}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$		-	6.3	-	V
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15V$	-	120	155	nC
			$V_{GE} = 20V$	-	155	200	nC
Current Turn-On Delay Time	$t_{d(on)i}$	$L = 500\mu H, I_C = I_{C90}, R_G = 25\Omega, V_{GE} = 15V, T_J = 150^\circ C, V_{CE} = 0.8 BV_{CES}$		-	100	-	ns
Current Rise Time	$t_{ri}$			-	150	-	ns
Current Turn-Off	$t_{d(off)i}$			-	700	900	ns
Current Fall Time	$t_{fi}$			-	450	600	ns
Turn-Off Energy <sup>(1)</sup>	$W_{off}$			-	4.3	-	mJ
Thermal Resistance (FG BT)	$R_{\theta JC}$					-	-
Thermal Resistance Diode	$R_{\theta JC}$			-	-	1.5	$^\circ C/W$
Diode Forward Voltage	$V_{EC}$	$I_{EC} = 24A$		-	-	1.50	V
Diode Reverse Recovery Time	$t_{rr}$	$I_{EC} = 24A, di/dt = 100A/\mu s$		-	-	60	ns

(1) Turn-off Energy Loss ( $W_{off}$ ) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE} = 0A$ ). The HGTG24N60D1D was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

7  
INSULATED GATE  
BIPOLAR TRANSISTOR

# HGTG24N60D1D




FIGURE 3. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260.)




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMMITER CURRENT.




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMMITER CURRENT AND VOLTAGE.




FIGURE 11. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC.




FIGURE 12. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC.




FIGURE 13. TYPICAL  $t_{rr}, t_a, t_b$  vs FORWARD CURRENT

7  
INSULATED GATE  
BIPOLAR TRANSISTOR

### Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows  $f_{max1}$  or  $f_{max2}$  whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

$f_{max1}$  is defined by  $f_{max1} = 0.05/t_{d(off)}$ ;  $t_{d(off)}$  (deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible.  $t_{d(off)}$  is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than  $T_{JMAX}$ .  $t_{d(off)}$  is important when controlling output ripple under a lightly loaded condition.

$f_{max2}$  is defined by  $f_{max2} = (P_D - P_C)/W_{off}$ . The allowable dissipation ( $P_D$ ) is defined by  $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$ . The sum of device switching and conduction losses must not exceed  $P_D$ . A 50% duty factor was used (Figure 10) so that the conduction losses ( $P_C$ ) can be approximated by  $P_C = (V_{CE} \times I_{CE})/2$ .  $W_{off}$  is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE} - 0A$ ).

The switching power loss (Figure 10) is defined as  $f_{max1} \times W_{off}$ . Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

May 1992

### Features

- 24 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time <500ns
- High Input Impedance
- Low Conduction Loss


### Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

IGBTs are ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


This type is supplied in the JEDEC TO-204AA package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specific

	HGTM24N60D1	UNITS
Collector-Emitter Voltage	600	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$	600	V
Collector Current Continuous		
@ $T_C = +25^\circ$	40	A
@ $V_{GE} = 15V$ @ $T_C = +90^\circ$	24	A
Collector Current Pulsed <sup>(1)</sup>	96	A
Gate-Emitter Voltage Continuous	$\pm 25$	V
Switching Safe Operating Area at $T_J = +150^\circ\text{C}$	60A @ 0.8BV <sub>CES</sub>	-
Power Dissipation Total @ $T_C = +25^\circ\text{C}$	125	W
Power Dissipation Derating $T_C > +25^\circ\text{C}$	1.0	W/°C
Operating and Storage Junction Temperature Range	-55 to +150	°C
Maximum Lead Temperature for Soldering (0.125" from case for 5 seconds)	260	°C

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

# Specifications HGTM24N60D1

## Electrical Characteristics At Case Temperature ( $T_C$ ) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 250\mu A, V_{GE} = 0V$	600	-	-	V	
Collector-Emitter Leakage Voltage	$I_{CES}$	$V_{CE} = BV_{CES}$	-	-	1.0	mA	
		$V_{CE} = 0.8 BV_{CES}$	-	-	4.0	mA	
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15V$	$T_C = +25^\circ C$	-	1.7	2.3	V
			$T_C = +125^\circ C$	-	1.9	2.5	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 250\mu A, V_{CE} = V_{GE}$	$T_C = +25^\circ C$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20V$	-	-	$\pm 500$	nA	
Gate-Emitter Plateau Voltage	$V_{GEP}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	-	6.3	-	V	
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15V$	-	120	155	nC
			$V_{GE} = 20V$	-	155	200	nC
Current Turn-On Delay Time	$t_{d(on)i}$	$L = 500\mu H, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 15V, T_J = 150^\circ C, V_{CE} = 0.8 BV_{CES}$	-	100	-	ns	
Current Rise Time	$t_{ri}$		-	150	-	ns	
Current Turn-Off Delay Time	$t_{d(off)i}$		-	700	900	ns	
Current Fall Time	$t_{fi}$		-	450	600	ns	
Turn-Off Energy(1)	$W_{off}$		-	4.3	-	mJ	
Thermal Resistance	$R_{\theta JC}$		-	-	1.00	$^\circ C/W$	

(1) Turn-off Energy Loss ( $W_{off}$ ) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_C = 0A$ ). The HGTM24N60D1 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)




FIGURE 3. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260.)




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMMITER CURRENT




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE

### Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows  $f_{max1}$  or  $f_{max2}$  whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

$f_{max1}$  is defined by  $f_{max1} = 0.05 / t_{d(off)}$ ;  $t_{d(off)}$  deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible.  $t_{d(off)}$  is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than  $T_{JMAX}$ .  $t_{d(off)}$  is important when controlling output ripple under a lightly loaded condition.

$f_{max2}$  is defined by  $f_{max2} = (P_D - P_C) / W_{off}$ . The allowable dissipation ( $P_D$ ) is defined by  $P_D = (T_{JMAX} - T_C) / R_{\theta JC}$ . The sum of device switching and conduction losses must not exceed  $P_D$ . A 50% duty factor was used (Figure 10) so that the conduction losses ( $P_C$ ) can be approximated by  $P_C = (V_{CE} \times I_{CE}) / 2$ .  $W_{off}$  is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE} = 0A$ ).

The switching power loss (Figure 10) is defined as  $f_{max1} \times W_{off}$ . Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.



## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

May 1992

### Features

- 50 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time - 620ns
- High Input Impedance
- Low Conduction Loss


### Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25°C and 150°C.

IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


This type is supplied in the JEDEC TO-218 (5-lead) package.

### Package

 MO-093 (5 LEAD)  
TOP VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings (T<sub>C</sub> = 25°C), Unless Otherwise Specified

	HGTA32N60E2	UNITS
Collector-Emitter Voltage	600	V
Collector-Gate Voltage R <sub>GE</sub> = 1MΩ	600	V
Collector Current Continuous		
@T <sub>C</sub> = 25°C	50	A
@V <sub>GE</sub> = 15V, @T <sub>C</sub> = 90°C	32	A
Collector Current Pulsed (1)	200	A
Gate-Emitter Voltage Continuous	±20	V
Gate-Emitter Voltage Pulsed	±30	V
Switching Safe Operating Area T <sub>J</sub> = +150°C	200A @ 0.8 BV <sub>CES</sub>	-
Power Dissipation Total @T <sub>C</sub> = 25°C	208	W
Power Dissipation Derating T <sub>C</sub> > 25°C	1.67	W/°C
Operating and Storage Junction Temperature Range	-55 to +150	°C
Maximum Lead Temperature for Soldering	260	°C
Short Circuit Withstand Time (2)		
@V <sub>GE</sub> = 15V	3	μS
@V <sub>GE</sub> = 10V	15	μS

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

(2) V<sub>CE</sub> (pk) = 360V, T<sub>C</sub> = 125°C, R<sub>GE</sub> = 25Ω

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

# Specifications HGTA32N60E2

**Electrical Characteristics** At Case Temperature ( $T_C$ ) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 250\mu A, V_{GE} = 0V$	600	-	-	V
Collector-Emitter Leakage Voltage	$I_{CES}$	$V_{CE} = BV_{CES}, T_C = +25^\circ C$	-	-	250	$\mu A$
		$V_{CE} = 0.8 BV_{CES}, T_C = +125^\circ C$	-	-	4.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15V, T_C = +25^\circ C$	-	2.4	2.9	V
		$T_C = +125^\circ C$	-	2.4	3.0	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 1mA, V_{CE} = V_{GE}, T_C = +25^\circ C$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20V$	-	-	$\pm 500$	nA
Gate-Emitter Plateau Voltage	$V_{GE(pl)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	-	6.5	-	V
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}, V_{GE} = 15V$	-	200	260	nC
		$V_{GE} = 20V$	-	265	345	nC
Current Turn-On Delay Time	$t_{d(on)i}$	$L = 500\mu H, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 15V, T_J = 125^\circ C, V_{CE} = 0.8 BV_{CES}$	-	100	-	ns
Current Rise Time	$t_{ri}$		-	150	-	ns
Current Turn-Off Delay Time	$t_{d(off)i}$		-	630	820	ns
Current Fall Time	$t_{fi}$		-	620	800	ns
Turn-Off Energy(1)	$W_{off}$		-	3.5	-	mJ
Thermal Resistance	$R_{\theta JC}$		-	0.5	0.6	$^\circ C/W$

(1) Turn-off Energy Loss ( $W_{off}$ ) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE} = 0A$ ). The HGTA32N60E2 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)




FIGURE 3. MAXIMUM DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260).




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMMITER CURRENT




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE

### Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows  $f_{max1}$  or  $f_{max2}$  whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

$f_{max1}$  is defined by  $f_{max1} = 0.05 / t_{d(off)}$ .  $t_{d(off)}$  (deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible.  $t_{d(off)}$  is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than  $T_{JMAX}$ .  $t_{d(off)}$  is important when controlling output ripple under a lightly loaded condition.

$f_{max2}$  is defined by  $f_{max2} = (P_D - P_C) / W_{off}$ . The allowable dissipation ( $P_D$ ) is defined by  $P_D = (T_{JMAX} - T_C) / R_{\theta JC}$ . The sum of device switching and conduction losses must not exceed  $P_D$ . A 50% duty factor was used (Figure 10) so that the conduction losses ( $P_C$ ) can be approximated by  $P_C = (V_{CE} \times I_{CE}) / 2$ .  $W_{off}$  is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE} = 0A$ ).

The switching power loss (Figure 10) is defined as  $f_{max1} \times W_{off}$ . Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

May 1992

### Features

- 50 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time - 600ns
- High Input Impedance
- Low Conduction Loss

### Description


The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25°C and 150°C.

IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

This device incorporates generation two design techniques which yield improved peak current capability and larger short circuit withstand capability than previous designs.


This type is supplied in the JEDEC TO-247 package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings (T<sub>C</sub> = 25°C), Unless Otherwise Specified

	HGTG32N60E2	UNITS
Collector-Emitter Voltage	600	V
Collector-Gate Voltage R <sub>GE</sub> = 1MΩ	600	V
Collector Current Continuous		
@ T <sub>C</sub> = 25°C	50	A
@ V <sub>ge</sub> = 15V, @ T <sub>C</sub> = 90°C	32	A
Collector Current Pulsed (1)	200	A
Gate-Emitter Voltage Continuous	±20	V
Gate-Emitter Voltage Pulsed	±30	V
Switching Safe Operating Area at T <sub>J</sub> = +150°C	200A @ 0.8 BV <sub>CES</sub>	-
Power Dissipation Total @ T <sub>C</sub> = 25°C	208	W
Power Dissipation Derating T <sub>C</sub> > 25°C	1.67	W/°C
Operating and Storage Junction Temperature Range	-55 to +150	°C
Maximum Lead Temperature for Soldering	260	°C
Short Circuit Withstand Time (2)		
@ V <sub>ge</sub> = 15V	3	μS
@ V <sub>ge</sub> = 10V	15	μS

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

(2) V<sub>CE</sub> (pk) = 360V, T<sub>C</sub> = 125°C, R<sub>ge</sub> = 25Ω

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

7  
INSULATED GATE  
BIPOLAR TRANSISTOR

# Specifications HGTG32N60E2

## Electrical Characteristics At Case Temperature (T<sub>C</sub>) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Collector-Emitter Breakdown Voltage	BV <sub>CES</sub>	I <sub>C</sub> = 250μA, V <sub>GE</sub> = 0V	600	-	-	V
Collector-Emitter Leakage Voltage	I <sub>CES</sub>	V <sub>CE</sub> = BV <sub>CES</sub> , T <sub>C</sub> = +25°C	-	-	250	μA
		V <sub>CE</sub> = 0.8 BV <sub>CES</sub> , T <sub>C</sub> = +125°C	-	-	4.0	mA
Collector-Emitter Saturation Voltage	V <sub>CE(SAT)</sub>	I <sub>C</sub> = I <sub>C90</sub> , V <sub>GE</sub> = 15V, T <sub>C</sub> = +25°C	-	2.4	2.9	V
		I <sub>C</sub> = I <sub>C90</sub> , V <sub>GE</sub> = 15V, T <sub>C</sub> = +125°C	-	2.4	3.0	V
Gate-Emitter Threshold Voltage	V <sub>GE(TH)</sub>	I <sub>C</sub> = 1mA, V <sub>CE</sub> = V <sub>GE</sub> , T <sub>C</sub> = +25°C	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I <sub>GES</sub>	V <sub>GE</sub> = ±20V	-	-	±500	nA
Gate-Emitter Plateau Voltage	V <sub>GE(pl)</sub>	I <sub>C</sub> = I <sub>C90</sub> , V <sub>CE</sub> = 0.5 BV <sub>CES</sub>	-	6.5	-	V
On-State Gate Charge	Q <sub>G(on)</sub>	I <sub>C</sub> = I <sub>C90</sub> , V <sub>CE</sub> = 0.5 BV <sub>CES</sub> , V <sub>GE</sub> = 15V	-	200	260	nC
		I <sub>C</sub> = I <sub>C90</sub> , V <sub>CE</sub> = 0.5 BV <sub>CES</sub> , V <sub>GE</sub> = 20V	-	265	345	nC
Current Turn-On Delay Time	t <sub>d(on)i</sub>	L = 500μH, I <sub>C</sub> = I <sub>C90</sub> , R <sub>g</sub> = 25Ω, V <sub>GE</sub> = 15V, T <sub>J</sub> = 125°C, V <sub>CE</sub> = 0.8 BV <sub>CES</sub>	-	100	-	ns
Current Rise Time	t <sub>ri</sub>		-	150	-	ns
Current Turn-Off Delay Time	t <sub>d(off)i</sub>		-	630	820	ns
Current Fall Time	t <sub>fi</sub>		-	620	800	ns
Turn-Off Energy <sup>(1)</sup>	W <sub>off</sub>		-	3.5	-	mJ
Thermal Resistance	R <sub>θJC</sub>		-	0.5	0.6	°C/W

(1) Turn-off Energy Loss (W<sub>off</sub>) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I<sub>CE</sub> = 0A). The HGTG32N60E2 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)




FIGURE 3. MAXIMUM DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE.




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE.




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260).




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 10. OPERATION FREQUENCY AS A FUNCTION OF COLLECTOR EMITTER CURRENT AND VOLTAGE

### Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows  $f_{max1}$  or  $f_{max2}$  whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

$f_{max1}$  is defined by  $f_{max1} = 0.05/t_d(off)$ .  $t_d(off)$  (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible.  $t_d(off)$  is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than  $T_{JMAX}$ .  $t_d(off)$  is important when controlling output ripple under a lightly loaded condition.

$f_{max2}$  is defined by  $f_{max2} = (P_D - P_C)/W_{off}$ . the allowable dissipation ( $P_D$ ) is defined by  $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$ . The sum of device switching and conduction losses must not exceed  $P_D$ . A 50% duty factor was used (Figure 10) so that the conduction losses ( $P_C$ ) can be approximated by  $P_C = (V_{CE} - I_{CE})/2$ .  $W_{off}$  is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE} = 0A$ ).

The switching power loss (Figure 10) is defined as  $f_{max1} - W_{off}$ . Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.



## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

August 1991

### Features

- 55 Amp 1000 Volt
- Latch Free Operation
- Typical Fall Time - 710ns
- High Input Impedance
- Low Conduction Loss


### Description

The HGTG34N100E2\* is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.


The IGBTs are ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

\*Formerly Developmental Type #TA9895

### Package

 TO-247  
TOP VIEW


### Terminal Diagram



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

		UNITS
Collector-Emitter Voltage	$BV_{CES}$	1000 V
Collector-Gate Voltage, $R_{GE} = 1M\Omega$	$V_{CGR}$	1000 V
Collector Current Continuous		
@ $T_C = +25^\circ\text{C}$	$I_{C25}$	55 A
@ $V_{ge} = 15V$ , @ $T_C = +90^\circ\text{C}$	$I_{C90}$	34 A
Collector Current Pulsed(1)	$I_{CM}$	200 A
Gate-Emitter Voltage Continuous	$V_{GES}$	$\pm 20$ V
Gate-Emitter Voltage Pulsed	$V_{GEM}$	$\pm 30$ V
Switching Safe Operating Area		
@ $T_J = +150^\circ\text{C}$	SSOA	200A @ .8 $BV_{CES}$
Power Dissipation Total	$P_D$	
@ $T_C = +25^\circ\text{C}$		208 W
Derating $T_C > +25^\circ\text{C}$		1.67 W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{STG}$	-55 to +150 $^\circ\text{C}$
Maximum Lead Temperature for Soldering	$T_L$	260 $^\circ\text{C}$
Short Circuit Withstand Time(2)	$t_{sc}$	
@ $V_{ge} = 15V$		3 $\mu\text{s}$
@ $V_{ge} = 10V$		10 $\mu\text{s}$

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

(2)  $V_{CE(pk)} = 600V$ ,  $T_C = 125^\circ\text{C}$ ,  $R_{GE} = 25\Omega$

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

# Specifications HGTG34N100E2

## Electrical Characteristics $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNIT	
			MIN	TYP	MAX		
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 250\mu\text{A}, V_{GE} = 0\text{V}$	1000	-	-	V	
Collector-Emitter Leakage Current	$I_{CES}$	$V_{CE} = BV_{CES}$	-	-	1.0	mA	
		$V_{CE} = 0.8 BV_{CES}$	-	-	4.0	mA	
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15\text{V}$	$T_C = +25^\circ\text{C}$	-	2.8	3.2	V
			$T_C = +125^\circ\text{C}$	-	2.8	3.1	V
		$I_C = I_{C90}, V_{GE} = 10\text{V}$	$T_C = +25^\circ\text{C}$	-	2.9	3.3	V
			$T_C = +125^\circ\text{C}$	-	3.0	3.4	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 1\text{mA}, V_{CE} = V_{GE}$	$T_C = +25^\circ\text{C}$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20\text{V}$	-	-	$\pm 500$	nA	
Gate-Emitter Plateau Voltage	$V_{GE(p)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	-	7.3	-	V	
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15\text{V}$	-	185	240	nC
			$V_{GE} = 20\text{V}$	-	240	315	nC
Current Turn-on Delay Time	$t_{d(on)i}$	$L = 50\mu\text{H}, I_C = I_{C90}, R_G = 25\Omega, V_{GE} = 15\text{V}, T_J = +125^\circ\text{C}, V_{CE} = 0.8 BV_{CES}$	-	100	-	ns	
Current Rise Time	$t_{ri}$		-	150	-	ns	
Current Turn-off Delay Time	$t_{d(off)i}$		-	610	795	ns	
Current Fall Time	$t_{fi}$		-	710	925	ns	
Turn-off Energy(1)	$W_{off}$		-	7.1	-	mJ	
Current Turn-on Delay Time	$t_{d(on)i}$		$L = 50\mu\text{H}, I_C = I_{C90}, R_G = 25\Omega, V_{GE} = 10\text{V}, T_J = +125^\circ\text{C}, V_{CE} = 0.8 BV_{CES}$	-	100	-	ns
Current Rise Time	$t_{ri}$	-		150	-	ns	
Current Turn-off Delay Time	$t_{d(off)i}$	-		460	600	ns	
Current Fall Time	$t_{fi}$	-		670	870	ns	
Turn-off Energy(1)	$W_{off}$	-		6.5	-	mJ	
Thermal Resistance	$R_{\theta JC}$			-	0.5	0.6	$^\circ\text{C/W}$

(1) Turn-off Energy Loss ( $W_{off}$ ) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE} = 0\text{A}$ ). The HGTG34N100E2 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTIC (TYPICAL)




FIGURE 3. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260.)




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE.




FIGURE 11. COLLECTOR-EMITTER SATURATION VOLTAGE.




FIGURE 12. INDUCTIVE SWITCHING TEST CIRCUIT.

### Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows  $f_{max1}$  or  $f_{max2}$  whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

$f_{max1}$  is defined by  $f_{max1} = 0.05/t_{d(off)}$ .  $t_{d(off)}$  (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible.  $t_{d(off)}$  is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than  $T_{JMAX}$ .  $t_{d(off)}$  is important when controlling output ripple under a lightly loaded condition.

$f_{max2}$  is defined by  $f_{max2} = (P_D - P_C)/W_{off}$ . The allowable dissipation ( $P_D$ ) is defined by  $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$ . The sum of device switching and conduction losses must not exceed  $P_D$ . A 50% duty factor was used (Figure 10) and the conduction losses ( $P_C$ ) are approximated by  $P_C = (V_{CE} \cdot I_{CE})/2$ .  $W_{off}$  is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE} = 0A$ ).

The switching power loss (Figure 10) is defined as  $f_{max2} \cdot W_{off}$ . Turn-on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

# POWER MOSFETS

# 8

## INTELLIGENT DISCRETES

DATASHEETS		PAGE
HGTB12N60D1C	Current Sensing N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	8-3
RLP1N06CLE	Voltage-Clamping Current-Limiting ESD-Protected N-Channel Enhancement-Mode Power Field-Effect Transistor	8-25
RLP1N08LE	Current Limited ESD Protected N-Channel Enhancement-Mode Power Field-Effect Transistor	8-7
RFB18N10CS/ RFB18N10CSVM/ RFB18N10CSHM	Current Sensing N-Channel Enhancement-Mode Power Field-Effect Transistor	8-14
RLP5N08LE	Current Limited ESD Protected N-Channel Enhancement-Mode Power Field-Effect Transistor	8-19

8

INTELLIGENT  
DISCRETES



## Current Sensing N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

August 1991

### Features

- 12A, 600V
- $r_{DS(ON)}$  ..... 0.27 $\Omega$
- Low  $V_{CE(SAT)}$  at 25A ..... 2.5V Typ
- Ultra-fast Turn-On ..... 100ns Typ
- Polysilicon MOS Gate - Voltage Controlled Turn On/Off
- High Current Handling at +100°C ..... 10A
- Current Sensing Pilot


### Description

The HGTB12N60D1C Insulated-Gate Bipolar Transistor is a MOS-gate turn on/off power switching device combining the best advantages of power MOSFETs and bipolar transistors, and current sensing pilots. The result is a device that has the high input impedance of MOSFETs and the low on-state conduction losses similar to bipolar transistors. The device design and gate characteristics of the IGBT are also similar to power MOSFETs. An important difference is the equivalent  $r_{DS(ON)}$  drain resistance which is modulated to a low value (ten times lower) when the gate is turned on. The much lower on-state voltage drop also varies only moderately between +25°C and +150°C, offering extended power handling capability.

The IGBT is ideal for many high-voltage switching applications operating at low frequencies and where low conduction losses are essential, such as AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


The HGTB12N60D1C is supplied in a 5 lead JEDEC TS-001 package.

### Package

 TS-001 (5 LEAD)  
TOP VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	HGTB12N60D1C	UNITS
Collector-Emitter Voltage ( $V_{GE} = 0\text{V}$ )	600	V
Collector-Gate Voltage ( $R_{GE} = 1\text{M}\Omega$ )	600	V
Collector Current Continuous	12	A
@ $T_C = +100^\circ\text{C}$	18	
@ $T_C = +25^\circ\text{C}$	40	A
Collector Current Pulsed (1)	$\pm 25$	V
Gate-Emitter Voltage	75	W
Power Dissipation Total @ $T_C = +25^\circ\text{C}$	0.6	W/ $^\circ\text{C}$
Power Dissipation Derating $T_C > +25^\circ\text{C}$	-55 to +150	$^\circ\text{C}$
Operating and Storage Junction Temperature Range	1.67	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Case	260	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (1/8 inch from case for 5 seconds)		

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.  
Gate control turn-off not allowed above 50A.

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

# Specifications HGTB12N60D1C

## ELECTRICAL CHARACTERISTICS $T_C = 25^\circ\text{C}$ Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	

### OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage	$BV_{CES}$	$V_{GE} = 0\text{ V}, I_C = 25\ \mu\text{A}$	600	—	—	V
Collector Cut-off Current	$I_{CES}$	$V_{CE} = \text{Max. Rating}$ $V_{GE} = 0\text{ V}, T_C = 25^\circ\text{C}$	—	—	250	$\mu\text{A}$
		$V_{CE} = \text{Max. Rating} \times 0.8$ $V_{GE} = 0\text{ V}, T_C = 150^\circ\text{C}^{(1)}$	—	—	4	mA
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20\text{ V}$	—	—	$\pm 500$	nA

### ON CHARACTERISTICS<sup>(2)</sup>

Gate Threshold Voltage	$V_{GE(th)}$	$V_{CE} = V_{GE}, I_C = 250\ \mu\text{A}$ $T_C = 25^\circ\text{C}$ $T_C = 150^\circ\text{C}$	2 —	4 2.5	5 —	V
Collector-Emitter Saturation Voltage	$V_{CE(sat)}$	$V_{GE} = 15\text{ V}, I_C = 10\text{ A}, T_C = 25^\circ\text{C}$	—	2.5	2.7	
		$V_{GE} = 15\text{ V}, I_C = 10\text{ A}, T_C = 150^\circ\text{C}$	—	2.8	—	
		$V_{GE} = 10\text{ V}, I_C = 10\text{ A}, T_C = 25^\circ\text{C}$	—	2.9	—	

### DYNAMIC CHARACTERISTICS

Input Capacitance	$C_{ies}$	$V_{GE} = 0\text{ V}$	—	1050	—	pF
Output Capacitance	$C_{oes}$	$V_{CE} = 25\text{ V}$	—	340	—	
Reverse Transfer Capacitance	$C_{res}$	$f = 1\text{ MHz}$	—	10	—	

### SWITCHING CHARACTERISTICS<sup>(2)</sup> (See Figs. 8 & 9)

Turn-On Delay Time	$t_{d(on)}$	Resistive Load, $T_J = 125^\circ\text{C}$ $I_C = 10\text{ A}, V_{CE} = 500\text{ V}$ $V_{GE} = 15\text{ V}$	—	100	—	ns
Rise Time	$t_r$		—	100	—	
Turn-Off Delay Time	$t_{d(off)}$		$R_{G(on)} = 50\ \Omega, R_{G(off)} = 100\ \Omega$	—	0.4	—
Fall Time	$t_f$	—		2.5	—	
Turn-Off Delay Time	$t_{d(off)}$	Inductive Load, $T_J = 125^\circ\text{C}$ $L = 45\ \mu\text{H}, I_C = 10\text{ A}$ $V_{CE}(\text{clamp}) = 500\text{ V}, V_{GE} = 15\text{ V}$ $R_{G(on)} = 50\ \Omega, R_{G(off)} = 100\ \Omega$	—	0.8	1.2	$\mu\text{s}$
Fall Time	$t_f$		—	0.8	1.0	
Equivalent Fall Time	$t_{f(eq)}$		—	0.6	0.8	—
Turn-Off Switching Losses	$E_f$		—	1.6	2.0	mJ

### PILOT CHARACTERISTICS<sup>(2) (3) (4)</sup>

Pilot - Emitter Kelvin Voltage	$V_{PEK}$	$V_{GE} = 15\text{ Vdc}, R_P = 2\text{ K}\Omega$	—	1.25	—	V
$I_C = 5\text{ A}$			1.4	1.67	1.8	
$I_C = 10\text{ A}$			—	2.06	—	

<sup>(1)</sup>Applies for  $3.3^\circ\text{C}$  per watt maximum thermal resistance, case-to-ambient.

<sup>(2)</sup>Pulse test: Pulse widths  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$ .

<sup>(3)</sup>Refer to Fig. 10.

<sup>(4)</sup>When Not in Use Connect  $E_P$  to Emitter.



# HGTB12N60D1C




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical collector-emitter saturation voltage.




Fig. 3 - Maximum allowable case temperature vs. DC collector current.




Fig. 4 - Typical temperature dependence of parameters.




Fig. 5A - Typical emitter pilot characteristics 2 Kohm pilot resistor.




Fig. 5B - Turn-off safe operating area.

# HGTB12N60D1C




Fig. 6 - Turn-on safe operating area.





Fig. 7 - Maximum transient thermal impedance.




S1 SWITCH POSITION 1 CLAMPED INDUCTIVE LOAD  
2 RESISTIVE LOAD

$$R_{G(ON)} = \frac{(R_{GEN} + R_S)(R_{GE})}{R_{GEN} + R_S + R_{GE}} \quad \text{PULSE WIDTH } 60 \mu\text{s} \quad V_{CC}$$

L-I-C MAXIMUM PULSE WIDTH

Fig. 8 - Basic switching test circuit.



RESISTIVE LOAD                      INDUCTIVE LOAD

(WAVEFORMS NOT TO SCALE)

Fig. 9 - Switching waveforms.




Fig. 10 - Typical circuit utilizing the emitter pilot for

## Current Limited ESD Protected N-Channel Enhancement-Mode Power Field-Effect Transistor

May 1992

### Features


- 1A, 80V
- $r_{DS(ON)} = 0.75\Omega$
- $I_{LIMIT}$  at +150°C ..... 1.5A Max
- Built-In Current Limiting
- ESD Protected
- Controlled Switching Limits EMI and RFI
- Specified for +150°C Operation
- Temperature Compensated Spice Model Provided

### Description

The RLP1N08LE is a semi-smart monolithic power circuit which incorporates a lateral bipolar transistor, two resistors, a zener diode, and a PowerMOS transistor. Good control of the current-limiting levels allows use of these devices where a shorted load condition may be encountered. "Logic level" gates allow this device to be fully biased on with only 5 volts from gate to source. The zener diode provides ESD protection up to 2kV. These devices can be produced on the standard PowerMOS production line.


The RLP-series types are supplied in the JEDEC TO-220AB plastic packages.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RLP1N08LE	UNITS
Drain-Source Voltage .....	80	V
Drain-Gate Voltage .....	80	V
Gate-Source Voltage (1) .....	5.5	V
Reverse Voltage Gate Bias Not Allowed		
Electrostatic Voltage at 100pF, 1500Ω .....	2	kV
Drain Current, Continuous .....	Self Limited	
Power Dissipation Total @ $T_C = +25^\circ\text{C}$ .....	75	W
Power Dissipation Derating $T_C > +25^\circ\text{C}$ .....	0.24	W/°C
Operating and Storage Junction Temperature Range .....	-55 to +150	°C

(1) May be exceeded if current is limited to 10mA.

# Specifications RLP1N08LE

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_c$ ) = 25°C unless otherwise specified.**

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$ $I_D = 0.25 \text{ mA}, V_{GS} = 0 \text{ V}$	80	—	V
Gate Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	1	2	V
Zero-Gate Voltage Drain Current	$I_{DSS}$ $V_{DS} = 65 \text{ V}, V_{GS} = 0 \text{ V}$ $T_c = 150^\circ \text{ C}$	—	1	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$ $V_{GS} = 5 \text{ V}, T_c = 150^\circ \text{ C}$	—	50	$\mu\text{A}$
On Resistance	$r_{DS(on)}$ $I_D = 1 \text{ A}, V_{GS} = 5 \text{ V}$ $T_c = 150^\circ \text{ C}$	—	0.75	$\Omega$
Limiting Current	$I_{DS(Lim)}$ $V_{DS} = 15 \text{ V}, V_{GS} = 5 \text{ V}$ $T_c = 150^\circ \text{ C}$	1.8	3	A
Turn-On Time	$t(on)$	—	6.5	$\mu\text{s}$
Turn-On Delay Time	$t_d(on)$	—	1.5	
Rise Time	$t_r$	1	5	
Turn-Off Delay Time	$t_d(off)$	—	7.5	
Fall Time	$t_f$	1	5	
Turn-Off Time	$t(off)$	—	12.5	
Plateau Voltage	$V(\text{plateau})$ $I_D = 1 \text{ A}, V_{DS} = 15 \text{ V}$	—	5	V
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	—	4.17	$^\circ \text{ C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	—	80	$^\circ \text{ C/W}$
Electrostatic Voltage	ESD Human Model (100 pF, 1.5 kV)	2000	—	V

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
Diode Forward Voltage	$V_{SD}$ $I_{SD} = 1 \text{ A}$	—	1.5	V
Reverse Recovery Time	$t_{rr}$ $I_F = 1 \text{ A}$	—	1	ms




Fig. 1 - Safe-operating-area curve.




Fig. 2 - Normalized power dissipation vs. temperature derating curve.




Fig. 3 - Typical normalized gate-threshold voltage.




Fig. 4 - Normalized  $r_{DS(on)}$  vs. junction temperature.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Typical saturation characteristics.




Fig. 7 - Drain-source breakdown voltage vs. temperature.




Fig. 8 - Normalized current limit vs. temperature.

# RLP1N08LE




Fig. 9 - Typical capacitance vs. voltage.




Fig. 10 - Switching test circuit.

## Temperature Dependence of Current Limiting and Switching Speed

The RLP1N08LE is a monolithic power device which incorporates a Logic Level PowerMOS transistor with a resistor in series with the source. The base and emitter of a lateral bipolar transistor is connected across this resistor, and the collector of the bipolar transistor is connected to the gate of the PowerMOS transistor. When the voltage across the resistor reaches the value required to forward bias the emitter base junction of the bipolar transistor, the bipolar transistor "turns on". A series resistor is incorporated in series with the gate of the PowerMOS transistor allowing the bipolar transistor to drive the gate of the PowerMOS transistor to a voltage which just maintains a constant current in the PowerMOS transistor. Since both the resistance of the resistor in series with the PowerMOS transistor source and the voltage required to forward bias the base emitter junction of the bipolar transistor vary with the temperature, the current at which the device limits is a function of temperature. This dependence is shown in Figure 8.

The resistor in series with the gate of the PowerMOS transistor results in much slower switching than in most PowerMOS transistors. This is an advantage where fast switching can cause EMI or RFI. The switching speed is very predictable, and a minimum as well as maximum fall time is given in the device characteristics for this type.

## DC Operation of the RLP1N08LE

The limit on drain-to-source voltage for operation in current limiting on a steady state (dc) basis is shown as Figure A. The dissipation in the device is simply the applied drain-to-source voltage multiplied by the limiting current. This device, like most PowerMOS devices today, is limited to 150°C. The maximum voltage allowable can, therefore, be expressed as:

$$V_s = \frac{(150 - T_{ambient})}{I_{lim} (R_{\theta JC} + R_{\theta})}$$




Fig. A - DC operation in current limiting.

# Specifications RLP1N08LE

## Duty Cycle Operation of the RLP1N08LE

In many applications either the drain-to-source voltage or the gate drive is not available 100% of the time. The copper header on which the RLP1N08LE is mounted has a very large thermal storage capability, so for pulse widths of less than 100 milliseconds, the temperature of the header can be considered a constant case temperature calculated simply as:

$$T_c = (V_{SD} \cdot I_D \cdot D \cdot R_{\theta CA}) + T_{ambient}$$

Generally the heat storage capability of the silicon chip in a power transistor is ignored for duty cycle calculations. Making this assumption, limiting junction temperature to 150°C and using the  $T_c$  calculated above, the expression for maximum  $V_{SD}$  under duty cycle operation is:

$$V_{SD} = \frac{150 - T_c}{I_{lim} \cdot D \cdot R_{\theta JC}}$$

These values are plotted as Figures B1 - B5 for various heat sink thermal resistances.




Fig. B1 - Maximum  $V_{DS}$  vs. ambient temperature in current limiting. (Heatsink thermal resistance = 2°C/W)




Fig. B2 - Maximum  $V_{DS}$  vs. ambient temperature in current limiting. (Heatsink thermal resistance = 5°C/W)




Fig. B3 - Maximum  $V_{DS}$  vs. ambient temperature in current limiting. (Heatsink thermal resistance = 10°C/W)




Fig. B4 - Maximum  $V_{DS}$  vs. ambient temperature in current limiting. (Heatsink thermal resistance = 25°C/W)




Fig. B5 - Maximum  $V_{DS}$  vs. ambient temperature in current limiting. (No external heatsink)

# RLP1N08LE

## Limited Time Operations of the RLP1N08LE

Protection for a limited period of time is sufficient for many applications. As stated above the heat storage in the silicon chip can usually be ignored for computations of over 10 milliseconds and the thermal equivalent circuit reduces to a simple enough circuit to allow easy computation on the limiting conditions. The variation in limiting current with temperature complicates the calculation of junction temperature, but a simple straight line approximation of the variation is accurate enough to allow meaningful computations. The curves shown as Figures C1 - C5 give an accurate indication of how long the specified voltage can be applied to the device in the current limiting mode without exceeding the maximum specified 150°C junction temperature. In practice this tells you how long you have to alleviate the condition causing the current limiting to occur.




Fig. C1 - Time to 150° C in current limiting.  
(Heatsink thermal resistance = 2° C/W  
Heatsink thermal capacitance = 4 j/° C)




Fig. C2 - Time to 150° C in current limiting.  
(Heatsink thermal resistance = 5° C/W  
Heatsink thermal capacitance = 2 j/° C)




Fig. C3 - Time to 150° C in current limiting.  
(Heatsink thermal resistance = 10° C/W  
Heatsink thermal capacitance = 1 j/° C)




Fig. C4 - Time to 150° C in current limiting.  
(Heatsink thermal resistance = 25° C/W  
Heatsink thermal capacitance = 5 j/° C)




Fig. C5 - Time to 150° C in current limiting.  
(No external heatsink)



## RLP1N08LE

### Spice Model (RLP1N08LE)

```
.SUBCKT RLP1N08LE 2 1 3; rev 09/16/91
*Nominal Temperature = 25°C
.MODEL MOSMOD NMOS (VTO=1.7 KP=2.1 IS=1e-30 N=10 TOS=1 L=1u W=1u)
Vto 21 6 0.33
Rsource 8 7 RDSMOD 0.28
Rdrain 5 16 RDSMOD 0.2
.MODEL RDSMOD RES (TC1=7.54E-3 TC2=2.23E-5)
.MODEL RVTOMOD RES (TC1=-2.23E3 TC2=-5.29E-7)
.MODEL RVTOMOD2 RES (TC1=0 TC2=0)
Ebreak 11 7 17 18 107.3
.MODEL RBKMOD RES (TC1=1.11E-3 TC2=-6.83E-7)
.MODEL DBKMOD D (RS=2.78 TRS1=-8.88E-3 TRS2=2.55E-5)
.MODEL DBDMOD D (IS=9.91E-15 RS=3.01E-1 TRS1=3.79E-3 TRS2=1.11E-6 +CJO=4.32E-10 TT=2E-7)
Cin 6 8 3.75E-10
Ca 12 8 6.5E-10
.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3 VOFF=-1)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1 VOFF=-3)
.MODEL DPLCAPMOD D (CJO=2E-10 IS=1e-30 N=10)
Cb 12 14 6.5E-10
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.65 VOFF=3.35)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=3.35 VOFF=-1.65)
Rgate 9 20 4.48E3
Lgate 1 9 9.5E-10
Ldrain 2 5 2.5E-9
Lsource 3 7 2.5E-9
Dbody 7 5 DBDMOD
Dbreak 5 11 DBKMOD
Dpicap 10 5 DPLCAPMOD
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evto 20 6 18 8 1
It 8 17 1
MOS1 16 6 8 8 MOSMOD M=0.99
MOS2 16 21 8 8 MOSMOD M=0.01
Rbreak 17 18 RBKMOD 1
Rin 6 8 1e9
Rvto 18 19 RVTOMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD
Vbat 8 19 DC 1
*Current Limiting Control Section
.MODEL RSMOD RES (TC1=3.2E-3)
Q Control 20 8 7 QMOD 10
.MODEL QMOD NPN (BF=5 VJE=0.5)
*ESD Protection
DESD 7 9 DESMOD
.MODEL DESMOD D(BV=7.185 TBV1=3.5E-4 TBV2=2.2E-6)
.ENDS
```

# RFB18N10CS/ CSVM/CSHM

## Current Sensing N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

### Features

- 18A, 100V
- $r_{DS(ON)}$  .....  $0.1\Omega$
- Built-In Current Sensing Ratio .....  $1560 \pm 2.5\%$
- UIS SOA Rating Curve (Single Pulse)
- $-55^{\circ}\text{C}$  to  $+175^{\circ}\text{C}$  Operating and Storage Temperature


### Description

The RFB18N10CS, RFB18N10CSVM, RFB18N10CSHM are n-channel enhancement-mode silicon-gate power field-effect transistors which have a built-in current sensing function. The current sense lead provides an accurate fraction of the drain current that can be used as a feedback signal for control and/or protection. These devices can be repeatedly and economically produced on the standard PowerMOS production line.

The RFB-series are supplied in various lead configurations of the TS-001 (5 lead) case style plastic package.

Because of space limitations, branding (marking) on types RFB18N10CS, RFB18N10CSVM and RFB18N10CSHM is F18N10CS.

### Package




#### TERMINAL CONNECTIONS

- 1 - Gate
- 2 - Current Sense
- 3 - Drain
- 4 - Source Kelvin
- 5 - Source

### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^{\circ}\text{C}$ ), Unless Otherwise Specified

	RFB18N10CS RFB18N10CSVM RFB18N10CSHM	UNITS
Drain-Source Voltage .....	100	V
Drain-Gate Voltage .....	100	V
Gate-Source Voltage .....	$\pm 20\text{V}$	V
Drain Current, Continuous .....	18	A
Drain Current, Pulsed .....	56	A
Single Pulse Avalanche Rating, Refer to UIS SOA Curve (Figure 10)		
Power Dissipation Total @ $T_C = +25^{\circ}\text{C}$ .....	79	W
Power Dissipation Derating $T_C > +25^{\circ}\text{C}$ .....	0.53	W/ $^{\circ}\text{C}$
Operating and Storage Junction Temperature Range .....	$-55$ to $+175$	$^{\circ}\text{C}$

## Specifications RFB18N10CS, RFB18N10CSV, RFB18N10CSHM

**ELECTRICAL CHARACTERISTICS** At Case Temperature ( $T_C$ ) = +25°C, Unless Otherwise Specified.

CHARACTERISTICS		TEST CONDITIONS	LIMITS		UNITS
			MIN.	MAX.	
Drain-Source Breakdown Voltage	BVDSS	$I_D = 0.25 \text{ mA}, V_{GS} = 0V$	100	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	2	4	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{GS} = 0V$ $V_{DS} = 100V, T_c = 25^\circ C$ $V_{DS} = 80V, T_c = 175^\circ C$	-	250 1000	$\mu A$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20V, V_{DS} = 0V$	-	$\pm 500$	nA
Static Drain-Source On Resistance	$r_{DS(on)}$	$I_D = 9A, V_{GS} = 10V$	-	0.10	$\Omega$
Forward Transconductance	$g_{fs}$	$I_D = 9A, V_{DS} = 15V$	4.7	-	S (V)
Current Sensing Ratio	$r$	$I_D = 14A, V_{GS} = 10V$	1480	1640	
Turn-On Delay Time	$t_{d(on)}$	$V_{DS} = 50V$	-	14	ns
Rise Time	$t_r$	$I_D = 14A$	-	63	
Turn-Off Delay Time	$t_{d(off)}$	$V_{GS} = 10V$	-	33	
Fall Time	$t_f$	$R_{gs} = 12\Omega$	-	38	
Total Gate Charge	$Q_g(\text{total})$	$I_D = 14A, V_{DS} = 80V$ $V_{GS} = 10V$	-	20	nC
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$		-	1.9	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$		-	75	

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTICS		TEST CONDITIONS	LIMITS		UNITS
			MIN.	MAX.	
Diode Forward Voltage	VSD	$I_{SD} = 14A$	-	1.5	V
Reverse Recovery Time	$t_{rr}$	$I_{SD} = 14A, di_{SD}/dt = 100A/\mu s$	-	310	ns




Figure 1 - Typical output characteristics.




Figure 2 - Typical transfer characteristics.

# RFB18N10CS, RFB18N10CSVM, RFB18N10CSHM




Figure 3 - Typical saturation characteristics.




Figure 4 - Maximum safe operating area.  
(Curves must be derated linearly with increase in case temperature.)




Figure 5 - Typical transconductance vs drain current.




Figure 6 - Power dissipation vs case temperature derating curve.




Figure 7 - Normalized breakdown voltage vs temperature.




Figure 8 - Normalized on-resistance vs temperature.

**RFB18N10CS, RFB18N10CSVM, RFB18N10CSHM**




Figure 9 - Typical capacitance vs drain-to-source voltage.




Figure 10 - Unclamped-Inductive switching safe operating area.




Figure 11 - Typical on-resistance vs drain current.




Figure 12 - Typical source-drain-diode forward voltage.




Figure 13 - Normalized switching waveforms for constant gate-current. (Refer to Harris application notes AN7254 and AN7260.)




Figure 14 - Switching timetest circuit.

**RFB18N10CS, RFB18N10CSVM, RFB18N10CSHM**




Figure 15 - Current sense ratio vs drain current.




Figure 16 - Current sense ratio vs gate voltage.




Figure 17 - Current sense ratio vs junction temperature.




Figure 18 - Current sense ratio test circuit.




Figure 19 - UIS waveforms.




Figure 20 - UIS test circuit.

May 1992

## Current Limited ESD Protected N-Channel Enhancement-Mode Power Field-Effect Transistor


### Features

- 5.5A, 80V
- $R_{DS(ON)}$  ..... 0.12 $\Omega$
- $I_{Limit}$  ..... 5.5A to 8.5A at +150 $^{\circ}$ C
- Built In Current Limiting
- ESD Protected ..... 2KV Min
- Controlled Switching Limits EMI and RFI
- Specified For +150 $^{\circ}$ C Operation
- +175 $^{\circ}$ C Rated Junction Temperature
- Logic Level Gate

### Description


The RLP5N08LE is an "Intelligent Discrete" monolithic power circuit which incorporates a small signal bipolar transistor, two resistors, a zener diode, and a PowerMOS transistor. Low  $R_{DS(ON)}$  is achieved by the use of separate current sensing cells. Good control of the current limiting levels allows these devices to be used where it is anticipated that a shorted load condition may be encountered. "Logic Level" gates allow this device to be fully biased on with only 5.0V from gate to source. The zener diode provides ESD protection of 2KV minimum.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^{\circ}$ C), Unless Otherwise Specified

	RLP5N08LE	UNITS
Drain-Source Voltage .....	80	V
Drain-Gate Voltage .....	80	V
Gate-Source Voltage .....	5.5	V
Reverse Voltage Gate Bias Not Allowed		
Electrostatic Voltage at 100pF, 1500 $\Omega$ .....	2	kV
Drain Current, Continuous .....	Self Limited	
Power Dissipation Total @ $T_C = +25^{\circ}$ C .....	72	W
Power Dissipation Derating $T_C > +25^{\circ}$ C .....	0.48	W/ $^{\circ}$ C
Operating and Storage Junction Temperature Range .....	-55 to +175	$^{\circ}$ C

# Specifications RLP5N08LE

**Electrical Characteristics** At Case Temperature ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX	
Drain Source Breakdown Voltage	$BV_{DSS}$	$I_D = 0.25\text{mA}$ $V_{GS} = 0\text{V}$	80	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$ $I_D = 0.25\text{mA}$	1	2	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 65\text{V}$ $V_{GS} = 0\text{V}$	-	1	$\mu\text{A}$
		at $T_C = +150^\circ\text{C}$	-	50	$\mu\text{A}$
Gate Source Leakage Current	$I_{GSS}$	$V_{GS} = 5\text{V}$	-	1	$\mu\text{A}$
		at $T_C = +150^\circ\text{C}$	-	50	$\mu\text{A}$
On Resistance	$R_{DS(ON)}$	$I_D = 5.5\text{A}$ $V_{GS} = 5.0\text{V}$	-	0.12	$\Omega$
		at $T_C = +150^\circ\text{C}$	-	0.24	$\Omega$
Limiting Current	$I_{DS(Limit)}$	$V_{DS} = 15.0\text{V}$ $V_{GS} = 5.0\text{V}$	9.0	14	A
		@ $T_C = 150^\circ\text{C}$	5.5	8.5	A
Turn-On Time	$t_{(ON)}$	$V_{DD} = 30.0\text{V}$	-	6.5	$\mu\text{s}$
Turn-On Delay Time	$t_{D(ON)}$	$I_D = 5.5\text{A}$	-	1.5	$\mu\text{s}$
Rise Time	$t_R$	$V_{GS} = 5.0\text{V}$	1.0	5.0	$\mu\text{s}$
Turn-Off Delay Time	$t_{D(OFF)}$	$R_{GS} = 25\Omega$	-	10.0	$\mu\text{s}$
Fall Time	$t_F$	$R_L = 5.45\Omega$	1.0	5.0	$\mu\text{s}$
Turn-Off Time	$t_{(OFF)}$		-	15.0	$\mu\text{s}$
Plateau Voltage	$V_{(PLATEAU)}$	$I_D = 7.5\text{A}$ $V_{DS} = 15.0\text{V}$	-	5.0	V
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	2.083	$^\circ\text{C/W}$
Thermal Resistance Junction to Ambient	$R_{\theta JA}$		-	75	$^\circ\text{C/W}$
Electrostatic Voltage	ESD	Human Model (100pF, 1.5k $\Omega$ ) Mil-Std-883S (Category B2)	2000	-	V
<b>SOURCE DRAIN DIODE RATINGS AND CHARACTERISTICS</b>					
Forward Voltage	$V_{SD}$	$I_{SD} = 5.5\text{A}$	-	1.5	V
Reverse Recovery Time	$T_{RR}$	$I_F = 5.5\text{A}$	-	1.0	ms

## Performance Curves




FIGURE 1. SAFE OPERATING AREA CURVE




FIGURE 2. UNCLAMPED INDUCTIVE SWITCHING SOA (SINGLE PULSE UISO)



Performance Curves (Continued)




FIGURE 3. NORMALIZED POWER DISSIPATION vs. TEMPERATURE DERATING CURVE




FIGURE 4. TYPICAL NORMALIZED GATE THRESHOLD VOLTAGE




FIGURE 5. NORMALIZED  $R_{DS(ON)}$  vs. JUNCTION TEMPERATURE




FIGURE 6. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 7. TYPICAL SATURATION CHARACTERISTICS




FIGURE 8. DRAIN SOURCE BREAKDOWN VOLTAGE vs. TEMPERATURE

Temperature Dependence of Current Limiting and Switching Speed Performance

The RLP5N08LE is a monolithic power device which incorporates a Logic Level PowerMOS transistor with a current sensing scheme and control circuitry to enable the device to self limit drain-source current flow. The current

sensing scheme supplies current to a resistor that is connected across the base to emitter of a bipolar transistor in the control section. The collector of this bipolar transistor is connected to the gate of the PowerMOSFET. When the ratiometric current from the current sensing reaches the value required to forward bias the base-emitter

8  
INTELLIGENT DISCRETES

Performance Curves (Continued)




FIGURE 9. NORMALIZED CURRENT LIMIT vs. TEMPERATURE




FIGURE 11. SWITCHING TEST CIRCUIT

junction of this bipolar transistor, the bipolar "turns-on". A resistor is incorporated in series with the gate of the PowerMOSFET allowing the bipolar transistor to adjust the drive on the gate of the PowerMOSFET to a voltage which then maintains a constant current in the PowerMOSFET. Since both the ratiometric current sensing scheme and the base-emitter junction voltage of the bipolar transistor vary with temperature, the current at which the device limits is a function of temperature. This dependence is shown in Figure 9.

The resistor in series with the gate of the PowerMOSFET also results in much slower switching performance than in standard PowerMOSFETs. This is an advantage where fast switching can cause EMI or RFI. Switching speed is very predictable; a minimum as well as a maximum fall time is given in the device characteristics for this type.

DC Operation of the RLP5N08LE

The limit of drain-to-source voltage for operation in current limiting on a steady state (DC) basis is shown in equation below. The dissipation in the device is simply the applied drain-to-source voltage multiplied by the limiting current. This device, like most PowerMOSFET devices,




FIGURE 10. TYPICAL CAPACITANCE vs. VOLTAGE




FIGURE A. DC OPERATION IN CURRENT LIMITING

is limited to +175°C. The maximum voltage allowable can, therefore, be expressed as:

$$V_{DS} = \frac{+175^{\circ}\text{C} - T_{\text{ambient}}}{I_{\text{LIMIT}} \times (R\theta_{\text{JC}} + \text{HSTR})}$$

The results of this equation are plotted in Figure A for various heatsinks.

Duty Cycle Operation of the RLP5N08LE

In many applications either drain-to-source voltage or gate drive is not available 100% of the time. The copper header on which the RLP5N08LE is mounted has a very large thermal storage capability, so for pulse widths of less than 1 ms header temperature can be considered a constant. Thereby, junction temperature can be calculated simply as:

$$T_J = (V_{DS} \times I_{DS} \times D \times R\theta_{\text{J-Amb}}) + T_{\text{ambient}}$$

Generally the heat storage capability of the silicon chip in a power transistor is ignored for duty cycle calculations. Making this assumption, limiting junction temperature to +175°C and using  $T_C$  calculated above, the expression for maximum  $V_{DS}$  under duty cycle operation is:

$$V_{DS} = \frac{+175^{\circ}\text{C} - T_{\text{ambient}}}{I_{\text{LIMIT}} \times D \times R\theta_{\text{J-ambient}}}$$

These values are plotted as Figures B1 - B6 for various heatsink thermal resistances.

Performance Curves (Continued)




FIGURE B1. MAXIMUM  $V_{DS}$  vs. TEMPERATURE IN CURRENT LIMITING.  
(HEATSINK THERMAL RESISTANCE =  $1^{\circ}\text{C}/\text{W}$ )  
( $T_J = +175^{\circ}\text{C}$ ,  $I_{LIMIT} = 5.5\text{A}$ ,  $R_{JC} = 2.083^{\circ}\text{C}/\text{W}$ )




FIGURE B2. MAXIMUM  $V_{DS}$  vs. TEMPERATURE IN CURRENT LIMITING  
(HEATSINK THERMAL RESISTANCE =  $2^{\circ}\text{C}/\text{W}$ )  
( $T_J = +175^{\circ}\text{C}$ ,  $I_{LIMIT} = 5.5\text{A}$ ,  $R_{JC} = 2.083^{\circ}\text{C}/\text{W}$ )




FIGURE B3. MAXIMUM  $V_{DS}$  vs. TEMPERATURE IN CURRENT LIMITING.  
(HEATSINK THERMAL RESISTANCE =  $50^{\circ}\text{C}/\text{W}$ )  
( $T_J = +175^{\circ}\text{C}$ ,  $I_{LIMIT} = 5.5\text{A}$ ,  $R_{JC} = 2.083^{\circ}\text{C}/\text{W}$ )




FIGURE B4. MAXIMUM  $V_{DS}$  vs. TEMPERATURE IN CURRENT LIMITING.  
(HEATSINK THERMAL RESISTANCE =  $10^{\circ}\text{C}/\text{W}$ )  
( $T_J = +175^{\circ}\text{C}$ ,  $I_{LIMIT} = 5.5\text{A}$ ,  $R_{JC} = 2.083^{\circ}\text{C}/\text{W}$ )




FIGURE B5. MAXIMUM  $V_{DS}$  vs. TEMPERATURE IN CURRENT LIMITING.  
(HEATSINK THERMAL RESISTANCE =  $25^{\circ}\text{C}/\text{W}$ )  
( $T_J = +175^{\circ}\text{C}$ ,  $I_{LIMIT} = 5.5\text{A}$ ,  $R_{JC} = 2.083^{\circ}\text{C}/\text{W}$ )





FIGURE B6. MAXIMUM  $V_{DS}$  vs. TEMPERATURE IN CURRENT LIMITING.  
(NO EXTERNAL HEATSINK)  
( $T_J = +175^{\circ}\text{C}$ ,  $I_{LIMIT} = 5.5\text{A}$ ,  $R_{JC} = 2.083^{\circ}\text{C}/\text{W}$ )


**Performance Curves (Continued)**

**Limited Time Operations of the RLP5N08LE**


Protection for a limited period of time is sufficient for many applications. As previously stated, heat storage in the silicon chip can usually be ignored for computations of over 10 milliseconds and the thermal equivalent circuit reduces to a simple enough circuit to allow easy computation on the limiting conditions. The variation in limiting current with temperature complicates the calculation of junction temperature, but a simple straight line approximation of the variation is accurate enough to allow meaningful computations. The curves shown as Figures C1 - C5 give an accurate indication of how long the specified voltage can be applied to the device in the current limiting mode without exceeding the maximum specified +175°C junction temperature. In practice this tells you how long you have to alleviate the condition causing the current limiting to occur.




**FIGURE C3. TIME TO +175°C IN CURRENT LIMITING**  
(HEATSINK THERMAL RESISTANCE = 5°C/W,  
HEATSINK THERMAL CAPACITANCE = 2J/°C)




**FIGURE C1. TIME TO +175°C IN CURRENT LIMITING**  
(HEATSINK THERMAL RESISTANCE = 10°C/W,  
HEATSINK THERMAL CAPACITANCE = 8J/°C)



**FIGURE C4. TIME TO +175°C IN CURRENT LIMITING**  
(HEATSINK THERMAL RESISTANCE = 10°C/W,  
HEATSINK THERMAL CAPACITANCE = 1J/°C)



**FIGURE C2. TIME TO +175°C IN CURRENT LIMITING**  
(HEATSINK THERMAL RESISTANCE = 20°C/W,  
HEATSINK THERMAL CAPACITANCE = 4J/°C)



**FIGURE C5. TIME TO +175°C IN CURRENT LIMITING**  
(HEATSINK THERMAL RESISTANCE = 25°C/W,  
HEATSINK THERMAL CAPACITANCE = 0.5J/°C)

August 1991

## Voltage-Clamping Current-Limited ESD-Protected N-Channel Enhancement-Mode Power Field-Effect Transistor


### Features

- 1A, 55V
- $R_{DS(ON)}$  ..... 0.75 $\Omega$
- $I_{Limit}$  ..... 1.1A to 1.5A Max @ +150 $^{\circ}C$
- Built In Voltage Clamp
- Built In Current Limiting
- ESD Protected ..... 2KV Min
- Controlled Switching Limits EMI and RFI
- +175 $^{\circ}C$  Rated Junction Temperature
- Logic Level Gate


### Description

The RLP1N06CLE is an intelligent monolithic power circuit which incorporates a lateral bipolar transistor, resistors, zener diodes, and a PowerMOS transistor. The current limiting of this device allows it to be used safely in circuits where it is anticipated that a shorted load condition may be encountered. The drain-source voltage clamping offers precision control of the circuit voltage when switching inductive loads. "Logic Level" gates allow this device to be fully biased on with only 5.0V from gate to source. Input protection is provided for ESD up to 2KV.

### Package



### Terminal Diagram



### Absolute Maximum Ratings ( $T_C = +25^{\circ}C$ ), Unless Otherwise Specified

	RLP1N06CLE	UNITS
Drain-Source Voltage .....	55	V
Drain-Gate Voltage .....	55	V
Gate-Source Voltage* .....	5.5	V
Reverse Voltage Gate Bias Not Allowed		
Electrostatic Voltage at $T_C = +25^{\circ}C$ .....	2	kV
Drain Current, Continuous .....	Self Limited	
Power Dissipation Total @ $T_C = +25^{\circ}C$ .....	36	W
Power Dissipation Derating $T_C > +25^{\circ}C$ .....	0.24	W/ $^{\circ}C$
Operating and Storage Junction Temperature Range .....	-55 to +175	$^{\circ}C$

\* May be exceeded if current is limited to 10mA.

## Specifications RLP1N06CLE

### Electrical Characteristics At Case Temperature ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX	
Drain Source Breakdown Voltage	$BV_{DSS}$	$I_D = 20\text{mA}$ $V_{GS} = 0\text{V}$	55	70	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$ $I_D = 0.25\text{mA}$	1	2.5	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 45\text{V}$ $V_{GS} = 0\text{V}$	-	5	$\mu\text{A}$
		at $T_C = +150^\circ\text{C}$	-	20	$\mu\text{A}$
Gate Source Leakage Current	$I_{GSS}$	$V_{GS} = 5\text{V}$	-	5	$\mu\text{A}$
		at $T_C = +150^\circ\text{C}$	-	20	$\mu\text{A}$
On Resistance	$R_{DS(ON)}$	$I_D = 1\text{A}$ $V_{GS} = 5.0\text{V}$	-	0.75	$\Omega$
		at $T_C = +150^\circ\text{C}$	-	1.5	$\Omega$
Limiting Current	$I_{DS(Limit)}$	$V_{DS} = 15.0\text{V}$ $V_{GS} = 5.0\text{V}$	1.8	3	A
		@ $T_C = 150^\circ\text{C}$	0.9	1.5	A
Turn-On Time	$t_{(ON)}$	$V_{DD} = 30.0\text{V}$	-	6.5	$\mu\text{s}$
Turn-On Delay Time	$t_{D(ON)}$	$I_D = 1\text{A}$	-	1.5	$\mu\text{s}$
Rise Time	$t_R$	$V_{GS} = 5.0\text{V}$	1.0	5.0	$\mu\text{s}$
Turn-Off Delay Time	$t_{D(OFF)}$	$R_{GS} = 25\Omega$	-	7.5	$\mu\text{s}$
Fall Time	$t_F$	$R_L = 30\Omega$	1.0	5.0	ms
Turn-Off Time	$t_{(OFF)}$		-	12.5	$\mu\text{s}$
Plateau Voltage	$V_{(PLATEAU)}$	$I_D = 1\text{A}$ $V_{DS} = 15.0\text{V}$	-	5.0	V
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	4.17	$^\circ\text{C/W}$
Thermal Resistance Junction to Ambient	$R_{\theta JC}$		-	80	$^\circ\text{C/W}$
Electrostatic Voltage	ESD	Human Model (100pF, 1.5k $\Omega$ ) Mil-Std-883B (Category B2)	2000	-	V

### Source-Drain Diode Ratings and Characteristics

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX	
Forward Voltage	$V_{SD}$	$I_{SD} = 5.5\text{A}$	-	1.5	V
Reverse Recovery Time	$T_{RR}$	$I_F = 5.5\text{A}$	-	1.0	ms

Performance Curves




FIGURE 1. SAFE-OPERATING-AREA CURVE




FIGURE 2. NORMALIZED POWER DISSIPATION vs. TEMPERATURE DERATING CURVE




FIGURE 3. TYPICAL NORMALIZED GATE-THRESHOLD VOLTAGE




FIGURE 4. NORMALIZED  $r_{DS(ON)}$  vs. JUNCTION TEMPERATURE




FIGURE 5. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 6. TYPICAL SATURATION CHARACTERISTICS

Performance Curves (Continued)




FIGURE 7. DRAIN-SOURCE BREAKDOWN VOLTAGE vs. TEMPERATURE




FIGURE 8. NORMALIZED CURRENT LIMIT vs. TEMPERATURE




FIGURE 9. TYPICAL CAPACITANCE vs. VOLTAGE




FIGURE 10. SWITCHING TEST CIRCUIT

Temperature Dependence of Current Limiting and Switching Speed

The RLP1N06CLE is a monolithic power device which incorporates a Logic Level PowerMOS transistor with a resistor in series with the source. The base and emitter of a lateral bipolar transistor is connected across this resistor, and the collector of the bipolar transistor is connected to the gate of the PowerMOS transistor. When the voltage across the resistor reaches the value required to forward bias the emitter base junction of the bipolar transistor, the bipolar transistor "turns on". A series resistor is incorporated in series with the gate of the PowerMOS transistor allowing the bipolar transistor to drive the gate of the PowerMOS transistors to a voltage which just maintains a constant current in the PowerMOS transistor. Since both the

resistance of the resistor in series with the PowerMOS transistor source and voltage required to forward bias the base emitter junction of the bipolar transistor vary with the temperature, the current at which the device limits is a function of temperature. This dependence is shown in Figure 8.

The resistor in series with the gate of the PowerMOS transistor results in much slower switching than in most PowerMOS transistors. This is an advantage where fast switching can cause EMI or RFI. The switching speed is very predictable, and a minimum as well as maximum fall time is given in the device characteristics for this type.



**Performance Curves (Continued)**

**DC Operation of the RLP1N06CLE**

The limit of the drain-to-source voltage for operation in current limiting on a steady state (DC) basis is shown as Figure A. The dissipation in the device is simply the applied drain-to-source voltage multiplied by the limiting current. This device, like most PowerMOSFET devices today, is limited to +150°C. The maximum voltage allowable can, therefore, be expressed as:

$$V_{SD} = \frac{+150^{\circ}\text{C} - T_{\text{Ambient}}}{I_{\text{LIMIT}} \times (R_{\theta\text{JC}} + R_{\theta})}$$

**Duty Cycle Operation of the RLP1N06CLE**

In many applications either the drain-to-source voltage or the gate drive is not available 100% of the time. The copper header on which the RLP1N06CLE is mounted has a very

large thermal storage capability, so for pulse widths of less than 100 milliseconds, the temperature of the header can be considered a constant case temperature calculated simply as:

$$T_C = (V_{SD} \times I_D \times D \times R_{\theta\text{CA}}) + T_{\text{Ambient}}$$

Generally the heat storage capability of the silicon chip in a power transistor is ignored for duty cycle calculations. Making this assumption, limiting junction temperature to +150°C and using the  $T_C$  calculated above, the expression for maximum  $V_{SD}$  under duty cycle operation is:

$$V_{SD} = \frac{+175^{\circ}\text{C} - T_C}{I_{\text{LIMIT}} \times D \times R_{\theta\text{JC}}}$$

These values are plotted as Figures B1 - B5 for various heatsink thermal resistances.




FIGURE A. DC OPERATION IN CURRENT LIMITING




FIGURE B1. MAXIMUM V<sub>DS</sub> vs. AMBIENT TEMPERATURE IN CURRENT LIMITING. (HEATSINK THERMAL RESISTANCE = 2°C/W)




FIGURE B2. MAXIMUM V<sub>DS</sub> vs. AMBIENT TEMPERATURE IN CURRENT LIMITING. (HEATSINK THERMAL RESISTANCE = 5°C/W)




FIGURE B3. MAXIMUM V<sub>DS</sub> vs. AMBIENT TEMPERATURE IN CURRENT LIMITING. (HEATSINK THERMAL RESISTANCE = 10°C/W)

8  
INTELLIGENT DISCRETES

# RLP1N06CLE




FIGURE B4. MAXIMUM  $V_{DS}$  vs. AMBIENT TEMPERATURE IN CURRENT LIMITING. (HEATSINK THERMAL RESISTANCE =  $25^{\circ}\text{C}/\text{W}$ )




FIGURE B5. MAXIMUM  $V_{DS}$  vs. AMBIENT TEMPERATURE IN CURRENT LIMITING. (NO EXTERNAL HEATSINK)

## Limited Time Operations of the RLP1N06CLE

Protection for a limited period of time is sufficient for many applications. As stated above the heat storage in the silicon chip can usually be ignored for computations of over 10 milliseconds and the thermal equivalent circuit reduces to a simple enough circuit to allow easy computation on the limiting conditions. The variation in limiting current with temperature complicates the calculation of junction temperature, but a simple straight line approximation of the variation is accurate enough to allow meaningful computations. The curves shown as Figures C1-C5 give an accurate indication of how long the specified voltage can be applied to the device in the current limiting mode without exceeding the maximum specified  $175^{\circ}\text{C}$  junction temperature. In practice this tells you how long you have to alleviate the condition causing the current limiting to occur.




FIGURE C1. TIME TO  $175^{\circ}\text{C}$  IN CURRENT LIMITING (HEATSINK THERMAL RESISTANCE =  $2^{\circ}\text{C}/\text{W}$  HEATSINK THERMAL CAPACITANCE =  $4\text{j}/^{\circ}\text{C}$ )




FIGURE C2. TIME TO  $175^{\circ}\text{C}$  IN CURRENT LIMITING (HEATSINK THERMAL RESISTANCE =  $5^{\circ}\text{C}/\text{W}$  HEATSINK THERMAL CAPACITANCE =  $2\text{j}/^{\circ}\text{C}$ )




FIGURE C3. TIME TO  $175^{\circ}\text{C}$  IN CURRENT LIMITING (HEATSINK THERMAL RESISTANCE =  $10^{\circ}\text{C}/\text{W}$  HEATSINK THERMAL CAPACITANCE =  $1\text{j}/^{\circ}\text{C}$ )




FIGURE C4. TIME TO 175°C IN CURRENT LIMITING  
(HEATSINK THERMAL RESISTANCE = 25°C/W  
HEATSINK THERMAL CAPACITANCE = 5J/°C)




FIGURE C5. TIME TO 175°C IN CURRENT LIMITING  
(NO EXTERNAL HEATSINK)



# POWER MOSFETs 9

## MILITARY AND RAD-HARDENED POWER MOSFETs

	PAGE
<b>MILITARY POWER PRODUCTS MOSFETs</b>	
<b>MILITARY POWER PRODUCTS</b> .....	9-3
<b>JANTX AND JANTXV PRODUCTS FLOW CHART</b> .....	9-3
<b>JANTX AND JANTXV SOLID-STATE POWER DEVICES</b> .....	9-4
QPL Approved Types JANTX Power MOSFETs.....	9-4
<b>MILITARY SCREENING FOR NON QPL TYPES</b> .....	9-5
<b>DESC STANDARD MILITARY DRAWING TYPES</b>	
DESC SMD N-Channel Rugged Power MOSFETs .....	9-7
<b>INTRODUCTION TO RAD HARD MOSFETs</b>	
<b>TACTICAL APPLICATIONS</b> .....	9-8
<b>STRATEGIC APPLICATIONS</b> .....	9-8
<b>HARRIS RAD HARD MOS NOMENCLATURE</b> .....	9-8
<b>RADIATION HARDNESS ASSURANCE PROGRAM</b>	
N-Channel Rad Hard Power MOSFETs .....	9-9
P-Channel Rad Hard Power MOSFETs .....	9-11
<b>MEGARAD PARTS</b>	
N-Channel Rad Hard Power MOSFETs .....	9-10
P-Channel Rad Hard Power MOSFETs .....	9-11



# Military Power Products MOSFETS


## Military Power Products

Military and aerospace requirements for high-reliability solid-state devices are extremely large and diverse, not only in terms of performance, operating conditions, and reliability, but also in terms of logistics and procurement. As a result of these requirements, the military services have jointly developed specifications and standards under which most military end-use solid-state devices are procured. To simplify procurement, logistics, and the development of reliability data, MIL specs are not issued for the full spectrum of devices manufactured: rather, they are restricted to those devices for which significant need is demonstrated and are specified so that the device can have as wide applicability as possible. Although the limits for operating conditions may exceed these required for some

applications, they simplify procurement and assure a supply of devices for the majority of military equipment. These standards also cover a wide range of requirements for the manufacturer on such things as:

- (a) The procedure and requirements for a manufacturer to become certified to manufacture MIL-spec parts.
- (b) The requirements for qualifying parts.
- (c) Product-assurance provisions, in such areas as quality control, inspection procedures, personnel training, cleanliness, failure analysis, and documentation.
- (d) Test methods and procedures.
- (e) Marking and identification of product.
- (f) Preservation and packing.

## JANTX and JANTXV Products Flow Chart



### NOTES:

1. Group A electrical performance tests performed on a lot sample basis.
2. Group B environmental, mechanical and life tests (storage and operating) performed on a lot sample basis.
3. Group C environmental and life tests performed on a time period basis.
4. Tests shall be performed in the order as shown.

9  
MIL. & RAD HARD  
POWER MOSFETS

## JANTX and JANTXV Solid-State Power Devices

The major military specification used for the procurement of discrete solid-state devices by the military is MIL-S-19500.

MIL-S-19500 is the specification for the familiar "JAN" type solid state devices. Detailed electrical specifications are prepared as needed by the three military services and coordinated by the Defense Electronic Supply Center (DESC).

Levels of reliability are defined by MIL-S-19500. JANTX types receive 100 percent process conditioning, and power conditioning, and are subjected to lot acceptance based on delta parameter criteria in addition to Group A, Group B, and Group C lot sampling. JANTXV types are subjected to

100 percent (JTXV) internal visual inspection in addition to all of the JANTX tests in accordance with MIL-STD-750 test methods and MIL-S-19500.

DESC publishes "QPL-19500", a Qualified Products List of all types and suppliers approved to produce and brand devices in accordance with MIL-S-19500.

The following tables list approved "QPL" types that Harris can supply.

Most of Harris Power MOSFETs can also be supplied with similar process and power conditioning tests and delta criteria.

QPL APPROVED TYPES JANTX POWER MOSFETS

N-CHANNEL TYPES	MIL-S-19500/	PACKAGE	CHANNEL	P <sub>T</sub> (W)	I <sub>D</sub> (A)	BV <sub>DSS</sub> (V)	r <sub>DS</sub> (ON) Ω
2N6756	542	TO-204AA	N	75	14	100	0.18
2N6758	542	TO-204AA	N	75	9	200	0.4
2N6760	542	TO-204AA	N	75	5.5	400	1
2N6762	542	TO-204AA	N	75	4.5	500	1.5
2N6764	543	TO-204AE	N	150	38	100	0.055
2N6766	543	TO-204AE	N	150	30	200	0.085
2N6768	543	TO-204AA	N	150	14	400	0.3
2N6770	543	TO-204AA	N	150	12	500	0.4
2N6782	556	TO-205AF	N	15	3.5	100	0.6
2N6784	556	TO-205AF	N	15	2.25	200	1.5
2N6786	556	TO-205AF	N	15	1.25	400	3.6
2N6788	555	TO-205AF	N	20	6	100	0.3
2N6790	555	TO-205AF	N	20	3.5	200	0.8
2N6792	555	TO-205AF	N	20	2	400	1.8
2N6794	555	TO-205AF	N	20	1.5	500	3
2N6796	557	TO-205AF	N	25	8	100	0.18
2N6798	557	TO-205AF	N	25	5.5	100	0.4
2N6800	557	TO-205AF	N	25	3	400	1
2N6802	557	TO-205AF	N	25	2.5	500	1.5
2N6966	569	TO-213AA	N	70	15	100	0.085
2N6967	569	TO-213AA	N	70	13	200	0.18
2N6968	569	TO-213AA	N	70	7.5	400	0.55
2N6969	569	TO-213AA	N	70	6.0	500	0.85
P-CHANNEL TYPES	MIL-S-19500/	PACKAGE	CHANNEL	P <sub>T</sub> (W)	I <sub>D</sub> (A)	BV <sub>DSS</sub> (V)	r <sub>DS</sub> (ON) Ω
2N6895	565	TO-205AF	P	8.33	-1.5	-100	3.65
2N6896	565	TO-204AA	P	60	-6	-100	0.6
2N6897	565	TO-204AA	P	100	-12	-100	0.3
2N6898	565	TO-204AE	P	150	-25	-100	0.2
2N6849	564	TO-205AF	P	25	-6.5	-100	0.3
2N6851	564	TO-205AF	P	25	-4.0	-200	0.8
N-CHANNEL LOGIC-LEVEL TYPES	MIL-S-19500/	PACKAGE	CHANNEL	P <sub>T</sub> (W)	I <sub>D</sub> (A)	BV <sub>DSS</sub> (V)	r <sub>DS</sub> (ON) Ω
2N6901	570	TO-205AF	N	8.33	1.69	100	1.4
2N6902	566	TO-204AA	N	75	12	100	0.2
2N6903	570	TO-205AF	N	8.33	0.98	200	3.65
2N6904	566	TO-204AA	N	75	8	200	0.65



### Military Screening For Non QPL Types

New discrete devices not yet covered by military specifications, offer technological advances or have special performance characteristics which have advantages to the designer of Military and Aerospace equipment. Harris cooperates with the users in establishment of specifications patterned after MIL standards.

Harris Military Power Products are processed in accordance with provisions of MIL STD. The desired screening test sequence can be chosen from the models shown in the screening table.

Group B and Group C tests will be performed when requested in accordance with MIL-S-19500.

#### MILITARY SCREENING FOR NON QPL TYPES

SCREEN	MIL-S-19500 MIL-STD-750 METHOD	CONDITION	JANS REQUIREMENTS	JANTXV REQUIREMENTS	JANTX REQUIREMENTS
1. Internal Visual	2069	Bipolar Trans. MOSFETs	100%	100%	-
2. High Temp Life (LTPD) (Stabilization Bake)	1032	24 hrs. min at max rated storage temperature	Optional	Optional	Optional
3. Thermal Shock (Temp. Cycling)	1051	No dwell is required at 25°C. Test condition C. 20 cycles, t (extremes) > 10 min.	100%	100%	100%
4. Constant Acceleration (Note 1)	2006	Y <sub>1</sub> direction at 20,000 G min except at 10,000 G min for devices with power rating of > 10 watts at T <sub>C</sub> = 25°C. The 1 min hold time requirement shall not apply.	100%	Optional	Optional
5. Particle Impact Noise Detection	2052	Condition A	100%	-	-
6. Hermetic Seal Fine (Note 1)	1071	Test condition G or H, max leak rate = 5x10 <sup>-8</sup> atm cc/s except 5x10 <sup>-7</sup> atm cc/s for devices with internal cavity > 0.3cc.	Optional if done in screen 14.	100% (Note 4)	100% (Note 4)
Gross		Test condition C or D.	Optional	100% (Note 4)	100% (Note 4)
7. Serialization		See 3.7.9	100%		
8. Interim Electrical Parameters		As specified.	100% (read and record)		
9. High Temp Reverse Bias (HTRB)		48 hrs min at T <sub>A</sub> = 150°C (min) and minimum applied voltage as follows:			
Burn-In for Bipolar Transistors	1039	Condition A Bipolar transistors (min) of rated V <sub>CB</sub>	100%	100%	100%
Burn-In for MOSFETs	1042	Condition B MOSFETs 80% (min) of rated V <sub>GS</sub>			

9  
MIL & RAD HARD  
POWER MOSFETS

**MILITARY SCREENING FOR NON QPL TYPES (Continued)**

SCREEN	MIL-S-19500 MIL-STD-750 METHOD	CONDITION	JANS REQUIREMENTS	JANTXV REQUIREMENTS	JANTX REQUIREMENTS
10. Interim Electrical and Delta Parameters		As specified but including all delta parameters as a minimum. Leakage current shall be measured on each device before any other test is made.	100% (Measure all specified parameters within 16 hrs after removal of applied voltage in HTRB. Record those parameters which have a delta limit.) (See screen 12)	100% (Measure all specified parameters within 24 hrs after removal of applied voltage in HTRB. Record those parameters which have a delta limit.) (See screen 12)	100% (Measure all specified parameters within 24 hrs after removal of applied voltage in HTRB. Record those parameters which have a delta limit.) (See screen 12)
11. Power Burn-In Burn-In (Transistors)	1039	As specified Transistors. Test condition B.	100% 240 hrs (min)	100% 160 hrs (min)	100% 160 hrs (min)
Burn-In MOSFETs	1042	MOSFETs A	240 hrs (min)	160 hrs (min)	160 hrs (min)
12. Final Electrical Test Interim Electrical		As specified. All interim and delta parameter measurements must be completed within 96 hrs after removal from burn-in conditions	100% Interim electrical and delta parameters as a minimum. (Read and record.)	100% Interim electrical and delta parameters as a minimum. (Read and record.)	100% Interim electrical and delta parameters as a minimum. (Read and record.)
Other Electrical Parameters			Group A, sub-groups 2 and 3.	Group A, sub-groups 2 and 3.	Group A, sub-groups 2 and 3.
13. Hermetic Seal  Fine (Note 1) Gross	1071	(Same as 5 on previous page) (Note 2)	100%	Optional (Note 4)	Optional (Note 4)
13. Radiography	2076	(Note 2)	100%	-	-
14. External Visual Examination	2071	To be performed after complete marking.	100%	-	-

**NOTE:**

- Omit fine leak seal test and constant acceleration test for double plug, non-internal cavity diode construction.
- The radiographic and seal screens for JANS may be performed in any order following final electrical test. Glass diodes shall not be painted until after seal tests. When hermetic seal testing is performed in screen 5 it does not have to be performed again in screen 12 for double plug, non-internal cavity diode construction.
- Reverse-blocking test shall replace power burn-in for power rectifiers at  $\geq 10$  amp rating at  $T_C \geq 100^\circ\text{C}$  and all thyristors.
- Fine and gross seal leak test for JANTX and JANTXV shall be performed in either block 6 or block 13.

## DESC Standard Military Drawing Types

New TO-204 and TO-254 packaged rugged n-channel MOSFETs are available to DESC standard military drawings. These types are tested to JANTX and JANTXV reliability levels.

DESC SMD #	TYPE	JAN	JTX	TXV	PACKAGE	P <sub>D</sub> (W)	I <sub>D</sub> (A)	BV <sub>DSS</sub> (V)	r <sub>DS(ON)</sub> Ω
89009	2N7119	-	X	X	TO-204AA	75	14	100	0.18
89009	2N7120	-	X	X	TO-204AA	75	9	200	0.40
89009	2N7121	-	X	X	TO-204AA	75	5.5	400	1.0
89009	2N7122	-	X	X	TO-204AA	75	4.5	500	1.5
89007	2N7123	-	X	X	TO-204AE	150	38	100	0.055
89007	2N7124	-	X	X	TO-204AE	150	30	200	0.085
89007	2N7125	-	X	X	TO-204AA	150	14	400	0.30
89007	2N7126	-	X	X	TO-204AA	150	12	500	0.40
89026	2N7224	-	X	X	TO-254AA	150	30	100	0.07
89026	2N7225	-	X	X	TO-254AA	150	27	200	0.10
89026	2N7227	-	X	X	TO-254AA	150	14	400	0.315
89026	2N7228	-	X	X	TO-254AA	150	12	500	0.415
89025	2N7241	-	X	X	TO-254AA	75	14	100	0.195
89025	2N7242	-	X	X	TO-254AA	75	9	200	0.415
89025	2N7243	-	X	X	TO-254AA	75	5.5	400	1.0
89025	2N7244	-	X	X	TO-254AA	75	4.5	500	1.5

# Introduction To Rad Hard MOSFETs

## Tactical Applications

- Radiation Hardness Assurance Program
- Rated at 10K Rads (Si)

The Harris Semiconductor Sector has formed a Radiation Hardness Assurance Program (RHAP) directed toward certain TACTICAL rad hard users which assures a minimum level of hardness for "off the shelf" needs where the volume of application mandates economy. Power MOSFET's from the FR series are a part of the RHAP effort. The FR parts are not selected from standard commercial product but are semiconductor die specially designed, processed, and treated for SECOND GENERATION hardened power MOSFET'S. Pre radiation specifications are met after exposure to 10 KRAD (Si) total dose.

## Strategic Applications

- Rated at 100K and 1000K Rad(Si)

The Harris Semiconductor Sector has designed a series of SECOND GENERATION hardened power MOSFET's of both N and P channel enhancement types with ratings from 100 to 500 volts, 1 to 60 amperes, and on resistance as low as 40 milliohms. Total dose hardness is offered at 100K and 1000K RAD(Si) with neutron hardness ranging from 1E13 n/cm2 for 500 volt product to 1E14 n/cm2 for 100 volt product. Dose rate hardness (GAMMA DOT) exists for rates to 1E9 rads/sec without current limiting and 2E12 rads/sec with current limiting. Heavy ion survival from single event drain burn-out exists for linear energy transfer (LET) of 35 at 80% of rated voltage.

## Harris Rad Hard MOS Nomenclature

FR	I	XXXX	X	X
----	---	------	---	---

### RELIABILITY SCREENING LEVEL

1. Commercial (Non TX)
2. TX Equivalent of MIL-S-19500
3. TXV Equivalent of MIL-S-19500
4. Space Equivalent of MIL-S-19500

### RADIATION LEVEL ASSURANCE

- D - 10K rads (Si)
- R - 100K rads (Si)
- H - 1 Megarad (Si)

### DIE DESIGNATION

3 or 4 Characters

### PACKAGE DESIGNATION

- M - TO-204AA
- K - TO-204AE
- L - TO-205AF
- S - TO 257AA
- F - TO-254AA

### HARRIS RADIATION HARDENED MOSFETs

# Radiation Hardness Assurance Program

## N-CHANNEL RAD HARD POWER MOSFETS

PART NO.	DIE SIZE (MILS)	DIE SIZE	INITIAL RATINGS				POST RAD: 10K RADS		
			MAX RATED BV <sub>DSS</sub>	MAX RATED I <sub>DS</sub>	MAX RATED r <sub>DS</sub> (ON)	V <sub>GS</sub> (TH) (V)	BV <sub>DSS</sub> (V)	r <sub>DS</sub> (ON) (Ω)	V <sub>GS</sub> (TH) (V)
FRM130D	126 X 182	3	100	14	0.18	2-4	100	0.18	2-4
FRM230D	126 X 182	3	200	8	0.50	2-4	200	0.50	2-4
FRM234D	126 X 182	3	250	7	0.70	2-4	250	0.70	2-4
FRM430D	126 X 182	3	500	3	2.50	2-4	500	2.50	2-4
FRL130D	126 X 182	3	100	8	0.18	2-4	100	0.18	2-4
FRL230D	126 X 182	3	200	5	0.50	2-4	200	0.50	2-4
FRL234D	126 X 182	3	250	4	0.70	2-4	250	0.70	2-4
FRL430D	126 X 182	3	500	2	2.50	2-4	500	2.50	2-4
FRS130D	126 X 182	3	100	12	0.195	2-4	100	0.195	2-4
FRS230D	126 X 182	3	200	7	0.515	2-4	200	0.515	2-4
FRS234D	126 X 182	3	250	4	0.715	2-4	250	0.715	2-4
FRS430D	126 X 182	3	500	3	2.52	2-4	500	2.52	2-4
FRM140D	170 X 200	4	100	23	0.13	2-4	100	0.13	2-4
FRM240D	170 X 200	4	200	16	0.24	2-4	200	0.24	2-4
FRM244D	170 X 200	4	250	12	0.40	2-4	250	0.40	2-4
FRM440D	170 X 200	4	500	6	1.40	2-4	500	1.40	2-4
FRS140D	170 X 200	4	100	23	0.145	2-4	100	0.145	2-4
FRS240D	170 X 200	4	200	12	0.255	2-4	200	0.255	2-4
FRS244D	170 X 200	4	250	9	0.415	2-4	250	0.415	2-4
FRS440D	170 X 200	4	500	5	1.42	2-4	500	1.42	2-4
FRK150D	259 X 265	5	100	40	0.055	2-4	100	0.055	2-4
FRK250D	259 X 265	5	200	27	0.10	2-4	200	0.10	2-4
FRK254D	259 X 265	5	250	20	0.17	2-4	250	0.17	2-4
FRM450D	259 X 265	5	500	10	0.60	2-4	500	0.60	2-4
FRF150D	259 X 265	5	100	25	0.07	2-4	100	0.07	2-4
FRF250D	259 X 265	5	200	23	0.115	2-4	200	0.115	2-4
FRF254D	259 X 265	5	250	17	0.185	2-4	250	0.185	2-4
FRF450D	259 X 265	5	500	9	0.615	2-4	500	0.615	2-4
FRK160D	266 X 366	6	100	66	0.04	2-4	100	0.04	2-4
FRK260D	266 X 366	6	200	46	0.07	2-4	200	0.07	2-4
FRK264D	266 X 366	6	250	34	0.12	2-4	250	0.12	2-4
FRK460D	266 X 366	6	500	17	0.40	2-4	500	0.40	2-4

9  
MIL. & RAD HARD  
POWER MOSFETS

# Megarad Parts

## N-CHANNEL RAD HARD POWER MOSFETS

REGISTRATION PENDING TYPE	PRESENT PART NO.	DIE SIZE (MILS)	DIE SIZE	POST RAD: 100K RADS			POST RAD: 1 MRAD		
				BV <sub>DSS</sub> (V)	r <sub>DS(ON)</sub> ( $\Omega$ )	V <sub>GS(TH)</sub> (V)	BV <sub>DSS</sub> (V)	r <sub>DS(ON)</sub> ( $\Omega$ )	V <sub>GS(TH)</sub> (V)
2N7271	FRM130R, H	126 X 182	3	100	0.18	2-4	95	0.26	1.5-4.5
2N7274	FRM230R, H	126 X 182	3	200	0.50	2-4	190	0.70	1.5-4.5
2N7277	FRM234R, H	126 X 182	3	250	0.70	2-4	235	0.88	1.5-4.5
2N7280	FRM430R, H	126 X 182	3	500	2.50	2-4	TBD	2.75	1.5-4.5
2N7272	FRL130R, H	126 X 182	3	100	0.18	2-4	95	0.26	1.5-4.5
2N7275	FRL230R, H	126 X 182	3	200	0.50	2-4	190	0.70	1.5-4.5
2N7278	FRL234R, H	126 X 182	3	250	0.70	2-4	235	0.88	1.5-4.5
2N7281	FRL430R, H	126 X 182	3	500	2.50	2-4	TBD	2.75	1.5-4.5
2N7273	FRS130R, H	126 X 182	3	100	0.195	2-4	95	0.28	1.5-4.5
2N7276	FRS230R, H	126 X 182	3	200	0.515	2-4	190	0.72	1.5-4.5
2N7279	FRS234R, H	126 X 182	3	250	0.715	2-4	235	0.90	1.5-4.5
2N7282	FRS430R, H	126 X 182	3	500	2.52	2-4	TBD	2.77	1.5-4.5
2N7283	FRM140R, H	170 X 200	4	100	0.13	2-4	95	0.19	1.5-4.5
2N7285	FRM240R, H	170 X 200	4	200	0.24	2-4	190	0.34	1.5-4.5
2N7287	FRM244R, H	170 X 200	4	250	0.40	2-4	235	0.50	1.5-4.5
2N7289	FRM440R, H	170 X 200	4	500	1.40	2-4	TBD	1.55	1.5-4.5
2N7284	FRS140R, H	170 X 200	4	100	0.145	2-4	95	0.21	1.5-4.5
2N7286	FRS240R, H	170 X 200	4	200	0.255	2-4	190	0.36	1.5-4.5
2N7288	FRS244R, H	170 X 200	4	250	0.415	2-4	235	0.52	1.5-4.5
2N7290	FRS440R, H	170 X 200	4	500	1.42	2-4	TBD	1.57	1.5-4.5
2N7291	FRK150R, H	259 X 265	5	100	0.055	2-4	100	0.08	1.5-4.5
2N7293	FRK250R, H	259 X 265	5	200	0.10	2-4	200	0.14	1.5-4.5
2N7295	FRK254R, H	259 X 265	5	250	0.17	2-4	250	0.21	1.5-4.5
2N7297	FRK450R, H	259 X 265	5	500	0.60	2-4	500	0.66	1.5-4.5
2N7292	FRF150R, H	259 X 265	5	100	0.07	2-4	100	0.10	1.5-4.5
2N7294	FRF250R, H	259 X 265	5	200	0.115	2-4	200	0.16	1.5-4.5
2N7296	FRF254R, H	259 X 265	5	250	0.185	2-4	250	0.23	1.5-4.5
2N7298	FRF450R, H	259 X 265	5	500	0.615	2-4	500	0.68	1.5-4.5
2N7299	FRK160R, H	266 X 366	6	100	0.04	2-4	100	0.06	1.5-4.5
2N7301	FRK260R, H	266 X 366	6	200	0.07	2-4	200	0.10	1.5-4.5
2N7303	FRK264R, H	266 X 366	6	250	0.12	2-4	250	0.15	1.5-4.5
2N7305	FRK460R, H	266 X 366	6	500	0.40	2-4	500	0.44	1.5-4.5

# Radiation Hardness Assurance Program

## P-CHANNEL RAD HARD POWER MOSFETS

PART NO.	DIE SIZE (MILS)	DIE SIZE	INITIAL RATINGS				POST RAD: 10K RADS		
			MAX RATED BV <sub>DSS</sub>	MAX RATED I <sub>DS</sub>	MAX RATED r <sub>DS</sub> (ON)	V <sub>GS</sub> (TH) (V)	BV <sub>DSS</sub> (V)	r <sub>DS</sub> (ON) (Ω)	V <sub>GS</sub> (TH) (V)
FRM9130D	126 X 182	3	100	6	0.55	2-4	100	0.55	2-4
FRM9230D	126 X 182	3	200	4	1.30	2-4	200	1.30	2-4
FRL9130D	126 X 182	3	100	5	0.55	2-4	100	0.55	2-4
FRL9230D	126 X 182	3	200	3	1.30	2-4	200	1.30	2-4
FRS9130D	126 X 182	3	100	6	0.565	2-4	100	0.565	2-4
FRS9230D	126 X 182	3	200	4	1.32	2-4	200	1.32	2-4
FRM9140D	170 X 200	4	100	11	0.30	2-4	100	0.30	2-4
FRM9240D	170 X 200	4	200	7	0.72	2-4	200	0.72	2-4
FRS9140D	170 X 200	4	100	11	0.315	2-4	100	0.315	2-4
FRS9240D	170 X 200	4	200	7	0.735	2-4	200	0.735	2-4
FRK9150D	258 X 264	5	100	26	0.125	2-4	100	0.125	2-4
FRM9250D	258 X 264	5	200	17	0.30	2-4	200	0.30	2-4
FRF9150D	258 X 264	5	100	23	0.14	2-4	100	0.14	2-4
FRF9250D	258 X 264	5	200	14	0.315	2-4	200	0.315	2-4
FRK9160D	266 X 366	6	100	40	0.085	2-4	100	0.085	2-4
FRK9260D	266 X 366	6	200	26	0.20	2-4	200	0.20	2-4

## Megarad Parts

### P-CHANNEL RAD HARD POWER MOSFETS

REGISTRATION PENDING TYPE NO.	PRESENT PART NO.	DIE SIZE (MILS)	DIE SIZE	POST RAD: 100K RADS			POST RAD: 1 MRAD		
				BV <sub>DSS</sub> (V)	r <sub>DS</sub> (ON) (Ω)	V <sub>GS</sub> (TH) (V)	BV <sub>DSS</sub> (V)	r <sub>DS</sub> (ON) (Ω)	V <sub>GS</sub> (TH) (V)
2N7307	FRM9130R, H	126 X 182	3	100	0.55	2-4	95	0.80	2-6
2N7310	FRM9230R, H	126 X 182	3	200	1.30	2-4	190	1.80	2-6
2N7308	FRL9130R, H	126 X 182	3	100	0.55	2-4	95	0.80	2-6
2N7311	FRL9230R, H	126 X 182	3	200	1.30	2-4	190	1.80	2-6
2N7309	FRS9130R, H	126 X 182	3	100	0.565	2-4	95	0.82	2-6
2N7312	FRS9230R, H	126 X 182	3	200	1.32	2-4	190	1.83	2-6
2N7316	FRM9140R, H	170 X 200	4	100	0.30	2-4	95	0.44	2-6
2N7318	FRM9240R, H	170 X 200	4	200	0.72	2-4	190	1.00	2-6
2N7317	FRS9140R, H	170 X 200	4	100	0.315	2-4	95	0.46	2-6
2N7319	FRS9240R, H	170 X 200	4	200	0.735	2-4	190	1.02	2-6
2N7322	FRK9150R, H	258 X 264	5	100	0.125	2-4	95	0.18	2-6
2N7324	FRM9250R, H	258 X 264	5	200	0.30	2-4	190	0.42	2-6
2N7323	FRF9150R, H	258 X 264	5	100	0.14	2-4	95	0.20	2-6
2N7325	FRF9250R, H	258 X 264	5	200	0.315	2-4	190	0.44	2-6
2N7328	FRK9160R, H	266 X 366	6	100	0.085	2-4	95	0.12	2-6
2N7330	FRK9260R, H	266 X 366	6	200	0.20	2-4	190	0.28	2-6

**9**  
**MIL & RAD HARD POWER MOSFETS**





# POWER MOSFETs

# 10

## PREVIEW PRODUCTS

DATA SHEETS		PAGE
HGTG30N120E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) .....	10-3
IRFR110, IRFU110	N-Channel Power MOSFETs Avalanche Energy Rated .....	10-7
IRFR214, IRFU214	N-Channel Power MOSFETs Avalanche Energy Rated .....	10-13
IRF614	N-Channel Power MOSFETs Avalanche Energy Rated .....	10-18
RFA14N50BE	N-Channel Enhancement-Mode Power Field-Effect Transistor .....	10-23
RFD3N08L RFD3N08LSM	N-Channel Logic Level Power Field Effect Transistors .....	10-26
RFD4N06L RFD4N06LSM	N-Channel Logic Level Power Field Effect Transistors .....	10-28
RFP15N08L	N-Channel Logic Level Power Field-Effect Transistor .....	10-30
RFG70N06, RFP70N06	N-Channel Enhancement-Mode Power Field-Effect Transistors .....	10-32

10

PREVIEW PRODUCTS



## N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

August 1991

### Features

- 50 Amp 1200 Volt
- Latch Free Operation
- Typical Fall Time - 580ns
- High Input Impedance
- Low Conduction Loss


### Description

The HGTG30N120E2\* is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.


The IGBTs are ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

\*Formerly Developmental Type #49010

### Package



### Terminal Diagram



### Absolute Maximum Ratings (T<sub>C</sub> = +25°C), Unless Otherwise Specified

	HGTG30N120E2	UNITS
Collector-Emitter Voltage	1200	V
Collector-Gate Voltage, R <sub>GE</sub> = 1MΩ	1200	V
Collector Current Continuous		
@T <sub>C</sub> = +25°C	50	A
@V <sub>ge</sub> = 15V @T <sub>C</sub> = +90°C	30	A
Collector Current Pulsed(1)	200	A
Gate-Emitter Voltage Continuous	±20	V
Gate-Emitter Voltage Pulsed	±30	V
Switching Safe Operating Area		
@T <sub>J</sub> = +150°C	200A @ 0.8 BV <sub>CES</sub>	-
Power Dissipation Total		
@T <sub>C</sub> = +25°C	208	W
Derating T <sub>C</sub> > +25°C	1.67	W/°C
Operating and Storage Junction Temperature Range	-55 to +150	°C
Maximum Lead Temperature for Soldering	260	°C
Short Circuit Withstand Time(2)		
@V <sub>ge</sub> = 15V	6	μS
@V <sub>ge</sub> = 10V	15	μS

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

(2) V<sub>CE(pk)</sub> = 720V, T<sub>C</sub> = 125°C, R<sub>GE</sub> = 25Ω

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

# Specifications HGTG30N120E2

## Electrical Characteristics $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNIT	
			MIN	TYP	MAX		
Collector-Emitter Breakdown Voltage	$BV_{CES}$	$I_C = 250\mu\text{A}, V_{GE} = 0\text{V}$	1200	-	-	V	
Collector-Emitter Leakage Current	$I_{CES}$	$V_{CE} = BV_{CES}$	$T_C = +25^\circ\text{C}$	-	-	1.0	mA
		$V_{CE} = 0.8 BV_{CES}$	$T_C = +125^\circ\text{C}$	-	-	4.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15\text{V}$	$T_C = +25^\circ\text{C}$	-	3.0	3.5	V
			$T_C = +125^\circ\text{C}$	-	3.2	3.5	V
		$I_C = I_{C90}, V_{GE} = 10\text{V}$	$T_C = +25^\circ\text{C}$	-	3.2	3.8	V
			$T_C = +125^\circ\text{C}$	-	3.4	3.8	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 1\text{mA}, V_{CE} = V_{GE}$	$T_C = +25^\circ\text{C}$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	$I_{GES}$	$V_{GE} = \pm 20\text{V}$	-	-	$\pm 500$	nA	
Gate-Emitter Plateau Voltage	$V_{GE(pl)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	-	7.3	-	V	
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15\text{V}$	-	185	240	nC
			$V_{GE} = 20\text{V}$	-	240	315	nC
Current Turn-on Delay Time	$t_{d(on)j}$	$L = 50\mu\text{H}, I_C = I_{C90}, R_G = 25\Omega, V_{GE} = 15\text{V}, T_J = +125^\circ\text{C}, V_{CE} = 0.8 BV_{CES}$	-	100	-	ns	
Current Rise Time	$t_{ri}$		-	150	-	ns	
Current Turn-off Delay Time	$t_{d(off)j}$		-	760	990	ns	
Current Fall Time	$t_{fj}$		-	580	750	ns	
Turn-off Energy(1)	$W_{off}$		-	8.4	-	mJ	
Current Turn-on Delay Time	$t_{d(on)j}$		$L = 50\mu\text{H}, I_C = I_{C90}, R_G = 25\Omega, V_{GE} = 10\text{V}, T_J = +125^\circ\text{C}, V_{CE} = 0.8 BV_{CES}$	-	100	-	ns
Current Rise Time	$t_{ri}$			-	150	-	ns
Current Turn-off Delay Time	$t_{d(off)j}$			-	610	790	ns
Current Fall Time	$t_{fj}$			-	580	750	ns
Turn-off Energy(1)	$W_{off}$	-		8.4	-	mJ	
Thermal Resistance	$R_{\theta JC}$	-		-	0.5	0.6	$^\circ\text{C}/\text{W}$

(1) Turn-off Energy Loss ( $W_{off}$ ) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE} = 0\text{A}$ ). The HGTG30N120E2 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTIC (TYPICAL)




FIGURE 3. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7280.)




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE.




FIGURE 11. COLLECTOR-EMITTER SATURATION VOLTAGE.




FIGURE 12. INDUCTIVE SWITCHING TEST CIRCUIT.

### Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows  $f_{max1}$  or  $f_{max2}$  whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

$f_{max1}$  is defined by  $f_{max1} = 0.05 / t_{d(off)}$ .  $t_{d(off)}$  (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible.  $t_{d(off)}$  is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than  $T_{JMAX}$ .  $t_{d(off)}$  is important when controlling output ripple under a lightly loaded condition.

$f_{max2}$  is defined by  $f_{max2} = (P_D - P_C) / W_{off}$ . The allowable dissipation ( $P_D$ ) is defined by  $P_D = (T_{JMAX} - T_C) / R_{\theta JC}$ . The sum of device switching and conduction losses must not exceed  $P_D$ . A 50% duty factor was used (Figure 10) and the conduction losses ( $P_C$ ) are approximated by  $P_C = (V_{CE} \cdot I_{CE}) / 2$ .  $W_{off}$  is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE} = 0A$ ).

The switching power loss (Figure 10) is defined as  $f_{max2} \cdot W_{off}$ . Turn-on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

## N-Channel Power MOSFETs Avalanche Energy Rated

May 1992

### Features



- 4.7A, 100V
- $r_{DS(ON)} = 0.54\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- +175°C Operating Temperature

### Description

The IRFR110 and IRFU110 are n-channel enhancement-mode silicon-gate power field-effect transistors designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These advanced power MOSFETs are designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These transistors can be operated directly from integrated circuits.


The IRFR110 is supplied in the JEDEC TO-251AA plastic package and the IRFU110 in the JEDEC TO-252AA plastic package.

### Packages



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRFR110, IRFU110	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$	100 V
Drain-Gate Voltage .....	$V_{DGR}$	100 V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ .....	$I_D$	4.7 A
$T_C = +100^\circ\text{C}$ .....	$I_D$	3.3 A
Pulsed Drain Current (2) .....	$I_{DM}$	17 A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$ V
Maximum Power Dissipation .....	$P_D$	30 W
Linear Derating Factor .....		0.2 $\text{W}/^\circ\text{C}$
Single Pulse Avalanche Rating (3) (See Fig. 14) .....	$E_{AS}$	19 mJ
Operating and Storage Temperature .....	$T_J, T_{STG}$	-55 to +175 $^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s) .....	$T_L$	300 $^\circ\text{C}$

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve. (Figure 5)
3.  $V_{DD} = 25\text{V}$ , Starting  $T_J = +25^\circ\text{C}$ ,  $L = 1.3\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 4.7\text{A}$ .

## Specifications IRFR110, IRFU110

### Electrical Characteristics $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage	$V_{DSS}$	$I_D = 250\mu\text{A}$ , $V_{GS} = 0\text{V}$	100	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$ , $I_D = 250\mu\text{A}$	2	-	4	V	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}$	-	-	500	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 100\text{V}$ , $V_{GS} = 0\text{V}$	-	-	250	$\mu\text{A}$	
		$V_{DS} = 80\text{V}$ , $V_{GS} = 0\text{V}$ , $T_J = +150^\circ\text{C}$	-	-	1000	$\mu\text{A}$	
On-State Drain Current	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)Max}$ , $V_{GS} = 10\text{V}$	4.7	-	-	A	
On Resistance (Note 1)	$r_{DS(ON)}$	$I_D = 3.3\text{A}$ , $V_{GS} = 10\text{V}$	-	0.41	0.54	$\Omega$	
Forward Transconductance (Note 1)	$g_{fs}$	$V_{DS} \geq 50\text{V}$ , $I_D = 3.3\text{A}$	1.3	2.0	-	S	
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}$ , $V_{DS} = 25\text{V}$ , $f = 1.0\text{MHz}$ See Figure 10	-	180	-	pF	
Output Capacitance	$C_{OSS}$		-	82	-	pF	
Reverse Transfer Capacitance	$C_{RSS}$		-	15	-	pF	
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 50\text{V}$ , $I_D = 5.6\text{A}$ , $R_G = 24\Omega$ , $R_D = 9.1\Omega$ , See Figure 15 (MOSFET switching times are essentially independent of operating temperature)	-	7.6	11	ns	
Rise Time	$t_r$		-	24	36	ns	
Turn-Off Delay Time	$t_{d(OFF)}$		-	14	21	ns	
Fall Time	$t_f$		-	14	21	ns	
Total Gate Charge	$Q_g$	$V_{GS} = 10\text{V}$ , $I_D = 5.6\text{A}$ , $V_{DS} = 0.8 \times \text{Max Rating}$ . See Figure 16 (Gate charge is essentially independent of operating temperature)	-	5.2	7.7	nC	
Gate-Source Charge	$Q_{gs}$		-	1.5	-	nC	
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	2.2	-	nC	
Internal Drain Inductance	$L_D$	Measured from the drain lead, 6mm (0.25") from package to center of die.	-	4.5	-	nH	
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH	
							
Junction to Case	$R_{\theta JC}$		-	-	5.0	$^\circ\text{C/W}$	
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	1.7	-	$^\circ\text{C/W}$	
Junction to Ambient	$R_{\theta JA}$	Free air operation	-	-	110	$^\circ\text{C/W}$	

### Source-Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	4.7	A
Pulse Source Current (Body Diode) (Note 2)	$I_{SM}$		-	-	17	A
Diode Forward Voltage (Note 1)	$V_{SD}$	$T_J = +25^\circ\text{C}$ , $I_S = 4.7\text{A}$ , $V_{GS} = 0\text{V}$	-	-	2.5	V
Reverse Recovery Time	$t_{rr}$	$T_J = +25^\circ\text{C}$ , $I_S = 5.6\text{A}$ , $dI_F/dt = 100\text{A}/\mu\text{s}$	46	96	200	ns
Reverse Recovery Charge	$Q_{RR}$	$T_J = +25^\circ\text{C}$ , $I_S = 5.6\text{A}$ , $dI_F/dt = 100\text{A}/\mu\text{s}$	0.17	0.38	0.83	$\mu\text{C}$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .				

NOTES: 1. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ .  
Duty Cycle  $\leq 2\%$

2. Repetitive Rating: Pulse width limited by max. junction temperature.  
See Transient Thermal Impedance Curve (Figure 5).



Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

10  
PREVIEW PRODUCTS

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. UNCLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 14b. UNCLAMPED INDUCTIVE WAVEFORMS




FIGURE 14c. MAXIMUM AVALANCHE vs STARTING JUNCTION TEMPERATURE

Performance Curves (Continued)




FIGURE 15a. SWITCHING TIME TEST CIRCUIT




FIGURE 15b. SWITCHING TIME WAVEFORMS




FIGURE 16a. BASIC GATE CHARGE WAVEFORMS




FIGURE 16. GATE CHARGE TEST CIRCUIT

May 1992

### Features



- 2.2A, 250V
- $r_{DS(on)} = 2.0\Omega$
- Single Pulse Avalanche Energy Rated
- SOA Is Power-Dissipation Limited
- Nanosecond Switching Speeds
- High Input Impedance
- +150°C Operating Temperature

### Description


The IRFR214 and IRFU214 (TA17443) are n-channel enhancement-mode silicon-gate power field-effect transistors designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These advanced power MOSFETs are designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These transistors can be operated directly from integrated circuits.

The IRFR214 is supplied in the JEDEC TO-251AA plastic package and the IRFU214 in the JEDEC TO-252AA plastic package.

### Package



### Terminal Diagram



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRFR214, IRFU214	UNITS
Drain-Source Voltage (1) . . . . .	250	V
Drain Gate Voltage . . . . .	250	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ . . . . .	2.2	A
$T_C = +100^\circ\text{C}$ . . . . .	1.4	A
Pulsed Drain Current (2) . . . . .	8.8	A
Gate-Source Voltage . . . . .	$\pm 20$	V
Maximum Power Dissipation . . . . .	25	W
Linear Derating Factor . . . . .	0.20	W/°C
Single Pulse Avalanche Rating (3) (See Fig. 12) . . . . .	61	mj
Operating and Storage Temperature . . . . .	-55 to +150	°C
Maximum Lead Temperature for Soldering . . . . .	300	°C
(0.063" (1.6mm) from case for 10s)		

#### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve.
3.  $V_{DD} = 50\text{V}$ , Starting  $T_J = +25^\circ\text{C}$ ,  $L = 21\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 2.2\text{A}$

## Specifications IRFR214, IRFU214

### Electrical Characteristics $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 250\mu\text{A}$ , $V_{GS} = 0\text{V}$	250	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$ , $I_D = 250\mu\text{A}$	2	-	4	V	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}$	-	-	500	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 250\text{V}$ , $V_{GS} = 0\text{V}$	-	-	250	$\mu\text{A}$	
		$V_{DS} = 200\text{V}$ , $V_{GS} = 0\text{V}$ , $T_J = +125^\circ\text{C}$	-	-	1000	$\mu\text{A}$	
On Resistance (Note 1)	$r_{DS(ON)}$	$I_D = 1.3\text{A}$ , $V_{GS} = 10\text{V}$	-	1.6	2.0	$\Omega$	
Forward Transconductance (Note 1)	$g_{fs}$	$V_{DS} = 50\text{V}$ , $I_{DS} = 1.3\text{A}$	1.1	-	-	S	
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}$ , $V_{DS} = 25\text{V}$ , $f = 1.0\text{MHz}$ See Figure 10	-	140	-	pF	
Output Capacitance	$C_{OSS}$		-	42	-	pF	
Reverse Transfer Capacitance	$C_{RSS}$		-	9.6	-	pF	
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 125\text{V}$ , $I_D = 2.7\text{A}$ , $R_G = 24\Omega$ , $R_D = 45\Omega$ , See Figure 15 (MOSFET switching times are essentially independent of operating temperature)	-	7.0	-	ns	
Rise Time	$t_r$		-	7.6	-	ns	
Turn-Off Delay Time	$t_{d(OFF)}$		-	16	-	ns	
Fall Time	$t_f$		-	7.0	-	ns	
Total Gate Charge	$Q_{g10}$	$V_{GS} = 10\text{V}$ , $I_D = 2.7\text{A}$ $V_{DS} = 0.8 \times \text{Max Rating}$ . See Figure 16 for test circuit (Gate charge is essentially independent of operating temperature)	-	-	10	nC	
Gate-Source Charge	$Q_{gs}$		-	-	1.8	nC	
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	-	5.5	nC	
Internal Drain Inductance	$L_D$	Measured from the drain lead, 6mm (0.25") from package to center of die.		-	4.5	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	7.5	-	nH
Junction to Case	$R_{\theta JC}$		-	-	5.0	$^\circ\text{C/W}$	
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	1.7	-	$^\circ\text{C/W}$	
Junction to Ambient	$R_{\theta JA}$	Free air operation	-	-	110	$^\circ\text{C/W}$	

### Source-Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	2.2	A
Pulse Source Current (Body Diode) (Note 2)	$I_{SM}$			-	-	8.8	A
Diode Forward Voltage (Note 1)	$V_{SD}$	$T_J = +25^\circ\text{C}$ , $I_{SD} = 2.2\text{A}$ , $V_{GS} = 0\text{V}$	-	-	2.0	V	
Reverse Recovery Time	$t_{rr}$	$T_J = +25^\circ\text{C}$ , $I_{SD} = 2.7\text{A}$ , $di_{SD}/dt = 100\text{A}/\mu\text{s}$	97	-	390	ns	
Reverse Recovery Charge	$Q_{RR}$	$T_J = +25^\circ\text{C}$ , $I_{SD} = 2.7\text{A}$ , $di_{SD}/dt = 100\text{A}/\mu\text{s}$	0.32	-	1.3	$\mu\text{C}$	
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .					

NOTES: 1. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ .  
Duty Cycle  $\leq 2\%$

2. Repetitive Rating: Pulse width limited by max. junction temperature.  
See Transient Thermal Impedance Curve (Figure 11).

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS ( $T_C = +25^\circ\text{C}$ )




FIGURE 2. TYPICAL OUTPUT CHARACTERISTICS ( $T_C = +150^\circ\text{C}$ )




FIGURE 3. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 4. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 5. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 6. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

10  
PREVIEW PRODUCTS

Performance Curves (Continued)




FIGURE 7. TYPICAL SOURCE DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. MAXIMUM SAFE OPERATING AREA




FIGURE 9. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 10a. SWITCHING TIME TEST CIRCUIT




FIGURE 10b. SWITCHING THE WAVEFORMS




FIGURE 11. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION



Performance Curves (Continued)




FIGURE 12a. UNCLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 12b. UNCLAMPED INDUCTIVE WAVEFORMS




FIGURE 12c. MAX. AVALANCHE ENERGY vs DRAIN CURRENT




FIGURE 13a. BASIC GATE CHARGE WAVEFORM




FIGURE 13b. GATE CHARGE TEST CIRCUIT

## N-Channel Power MOSFETs Avalanche Energy Rated

May 1992

### Features


- 2.0A, 250V
- $r_{DS(ON)} = 2.0\Omega$
- Single Pulse Avalanche Energy Rated
- SOA Is Power-Dissipation Limited
- Nanosecond Switching Speeds
- High Input Impedance
- +150°C Operating Temperature

### Description

The IRF614 (TA17443) is an n-channel enhancement-mode silicon-gate power field-effect transistor designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These advanced power MOSFETs are designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These transistors can be operated directly from integrated circuits.


The IRF614 is supplied in the JEDEC TO-220AB plastic package.

### Package



### Terminal Diagram

#### N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


	IRF614	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$	250 V
Drain-Gate Voltage .....	$V_{DGR}$	250 V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$ .....	$I_D$	2.0 A
$T_C = +100^\circ\text{C}$ .....	$I_D$	1.3 A
Pulsed Drain Current (2) .....	$I_{DM}$	8.0 A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$ V
Maximum Power Dissipation .....	$P_D$	20 W
Linear Derating Factor .....		0.16 W/°C
Single Pulse Avalanche Rating (3) (See Fig. 14) .....	$E_{AS}$	61 mJ
Operating and Storage Temperature .....	$T_J, T_{STG}$	-55 to +150 °C
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s) .....	$T_L$	300 °C

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve. (Figure 5)
3.  $V_{DD} = 50\text{V}$ , Starting  $T_J = +25^\circ\text{C}$ ,  $L = 21\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 2.2\text{A}$ .

# Specifications IRF614

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 250\mu\text{A}$ , $V_{GS} = 0\text{V}$	250	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$ , $I_D = 250\mu\text{A}$	2	-	4	V	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}$	-	-	500	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 250\text{V}$ , $V_{GS} = 0\text{V}$	-	-	250	$\mu\text{A}$	
		$V_{DS} = 200\text{V}$ , $V_{GS} = 0\text{V}$ , $T_J = +125^\circ\text{C}$	-	-	1000	$\mu\text{A}$	
On-State Drain Current	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)Max}$ , $V_{GS} = 10\text{V}$	2.0	-	-	A	
On Resistance (Note 1)	$r_{DS(ON)}$	$I_D = 1.0\text{A}$ , $V_{GS} = 10\text{V}$	-	1.6	2.0	$\Omega$	
Forward Transconductance (Note 1)	$g_{fs}$	$V_{DS} = 2 \times V_{GS}$ , $I_{DS} = 1.0\text{A}$	0.8	1.2	-	S	
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}$ , $V_{DS} = 25\text{V}$ , $f = 1.0\text{MHz}$ See Figure 10	-	180	-	pF	
Output Capacitance	$C_{OSS}$		-	53	-	pF	
Reverse Transfer Capacitance	$C_{RSS}$		-	14	-	pF	
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 125\text{V}$ , $I_D = 2.0\text{A}$ , $R_G = 24\Omega$ , $R_D = 61\Omega$ , See Figure 16 (MOSFET switching times are essentially independent of operating temperature)	-	8.9	13	ns	
Rise Time	$t_r$		-	12	18	ns	
Turn-Off Delay Time	$t_{d(OFF)}$		-	18	27	ns	
Fall Time	$t_f$		-	8.9	15	ns	
Total Gate Charge	$Q_{g10}$	$V_{GS} = 10\text{V}$ , $I_D = 2.0\text{A}$ $V_{DS} = 0.8 \times \text{Max Rating}$ . See Figure 17 for test circuit (Gate charge is essentially independent of operating temperature)	-	9.6	14.4	nC	
Gate-Source Charge	$Q_{gs}$		-	2.4	3.6	nC	
Gate-Drain ("Miller") Charge	$Q_{gd}$		-	4.5	6.7	nC	
Internal Drain Inductance	$L_D$	Measured from the drain lead, 6mm (0.25") from package to center of die.	 <p>Modified MOSFET symbol showing the internal device inductances.</p>	-	4.5	-	nH
Internal Source Inductance	$L_S$	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	7.5	-	nH
Junction to Case	$R_{\theta JC}$		-	-	6.4	$^\circ\text{C/W}$	
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.50	-	$^\circ\text{C/W}$	
Junction to Ambient	$R_{\theta JA}$	Free air operation	-	-	80	$^\circ\text{C/W}$	

## Source-Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	$I_S$	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	2.0	A
Pulse Source Current (Body Diode) (Note 2)	$I_{SM}$		-	-	8.0	A
Diode Forward Voltage (Note 1)	$V_{SD}$	$T_J = +25^\circ\text{C}$ , $I_{SD} = 2.0\text{A}$ , $V_{GS} = 0\text{V}$	-	-	2.0	V
Reverse Recovery Time	$t_{rr}$	$T_J = +25^\circ\text{C}$ , $I_{SD} = 2.0\text{A}$ , $di_{SD}/dt = 100\text{A}/\mu\text{s}$	67	-	340	ns
Reverse Recovery Charge	$Q_{RR}$	$T_J = +25^\circ\text{C}$ , $I_{SD} = 2.0\text{A}$ , $di_{SD}/dt = 100\text{A}/\mu\text{s}$	0.24	0.54	1.2	$\mu\text{C}$
Forward Turn-on Time	$t_{ON}$	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .				

NOTES: 1. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ .  
Duty Cycle  $\leq 2\%$

2. Repetitive Rating: Pulse width limited by max. junction temperature.  
See Transient Thermal Impedance Curve (Figure 5).

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. UNCLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 14b. UNCLAMPED INDUCTIVE LOAD TEST WAVEFORMS




FIGURE 15. SWITCHING TIME TEST CIRCUIT




FIGURE 16. GATE CHARGE TEST CIRCUIT

## DEVELOPMENTAL

August 1991

## N-Channel Enhancement-Mode Power Field-Effect Transistor

### Features


- 14A, 500V
- $R_{DS(ON)}$ : 0.4 $\Omega$
- Fall Time = 5ns
- Very Fast Turn-Off Characteristics
- Nanosecond Switching Speeds
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- Electrostatic Discharge Protected

### Description

The RFA14N50BE is an n-channel fast switching MOSFET transistor that is designed for switching regulators, inverters and motor drivers. The RFA14N50BE is a monolithic structure incorporating a high voltage, high current MOSFET, a control MOSFET and ESD protection diodes. As indicated in the symbol to the right, the turn on of the main MOSFET is controlled by Gate 1 (G1). The control MOSFET, controlled by Gate 2 (G2), is distributed throughout the structure and provides a very low impedance and low inductive path to discharge the gate of the main MOSFET rapidly when very fast turn-off is desired. A separate return connection, Source Kelvin (Sk), is provided for the gate drive circuits to avoid voltage induced transients from the output circuits during switching. The RFA14N50BE MOSFET transistor can be operated directly from integrated circuits.

The RFA14N50BE is supplied in the JEDEC MO-093 (5-lead) plastic package.


### Package



- 1 - Gate 1
- 2 - Gate 2
- 3 - Drain
- 4 - Source Kelvin
- 5 - Source

### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFA14N50BE	UNITS
Drain-Source Voltage	500	V
Drain Current, Continuous	14	A
Pulsed	56	A
Gate-Source Voltage	+14, -0.3	V
Control FET Gate-Source Voltage	+14, -0.3	V
Electrostatic Discharge Rating, Mil-Std-883, Category B(2)	2	KV
Avalanche Current	14	A
Single Pulse Avalanche Rating	760	mJ
Control FET Avalanche Current	1.5	A
Control FET Single Pulse Avalanche Rating	50	mJ
Power Dissipation, at $T_C = +25^\circ\text{C}$	180	W
Derating $T_C > +25^\circ\text{C}$	1.4	W/ $^\circ\text{C}$
Control FET Power Dissipation, at $T_C = 25^\circ\text{C}$	21	W
Derated $T_C > +25^\circ\text{C}$	0.17	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +175	$^\circ\text{C}$

## Specifications RFA14N50BE

**Electrical Characteristics** At Case Temperature ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified


PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 250\mu\text{A}, V_{GS} = 0\text{V}$	500	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	2	-	4	V	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 500\text{V}, V_{GS} = 0\text{V}$	-	-	250	$\mu\text{A}$	
		at $T_C = +125^\circ\text{C}$	-	-	1000	$\mu\text{A}$	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 12\text{V}$	-	-	1	$\mu\text{A}$	
		$V_{GS} = -0.3\text{V}$	-	-	-1	$\mu\text{A}$	
On Resistance	$R_{DS(ON)}$	$I_D = 14.0\text{A}, V_{GS} = 10\text{V}$	-	-	0.4	$\Omega$	
Total Gate Charge	$Q_G$	$V_{DS} = 400\text{V}, I_D = 14\text{A}$	-	-	135	nC	
Gate Charge at 5V	$Q_{G(5)}$	$RL = 28.6\Omega, V_{GS} = 0-10\text{V}$	-	-	75	nC	
Threshold Gate Charge	$Q_{G(TH)}$		-	-	5.0	nC	
<b>SWITCHING CHARACTERISTICS</b>							
Turn-On Time	$t_{(ON)}$	$V_{DD} = 250\text{V}, I_D = 14\text{A}$	-	-	75	ns	
Turn-On Delay Time	$t_{D(ON)}$		$RL = 17.9\Omega$	-	14	-	ns
Rise Time	$t_r$	$R_{GS1} = 6.25\Omega, R_{GS2} = 20\Omega$	-	30	-	ns	
Turn-Off Delay Time	$t_{D(OFF)}$		$V_{GS1} = V_{GS2} = +10\text{V}$	-	15	-	ns
Fall Time	$t_f$		-	-	5	-	ns
Turn-Off Time	$t_{(OFF)}$		-	-	50	-	ns
<b>SOURCE-DRAIN DIODE CHARACTERISTICS</b>							
Continuous Source Current	$I_S$		-	-	14	A	
Pulsed Source Current	$I_{SM}$		-	-	56	A	
Forward Voltage	$V_{SD}$	$I_S = 14\text{A}, V_{GS} = 0\text{V}$	-	-	1.4	V	
Reverse Recovery Time	$T_{RR}$	$I_F = 4\text{A}, V_{GS} = 0\text{V}$	-	-	750	ns	
<b>CONTROL GATE CHARACTERISTICS</b>							
Static Drain-to-Source	$R_{DS(ON)}$	$V_{GS} = 10\text{V}, I_D = 1.0\text{A}$	-	2.2	-	$\Omega$	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1.0\text{mA}, V_{GS} = 0\text{V}$	14	15	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	3	-	5	V	
Total Gate Charge	$Q_G$	$V_{GS} = 10\text{V}, I_D = 1.0\text{A}$	-	-	5	nC	
<b>THERMAL RESISTANCE</b>							
Junction-to-Case	$R_{\theta JC}$	-	-	-	0.70	$^\circ\text{C/W}$	
Junction to Ambient	$R_{\theta JA}$	-	-	-	40	$^\circ\text{C/W}$	




# RFA14N50BE

## Resistive Switching

SWITCHING TEST CIRCUIT



SWITCHING WAVEFORMS



# RFD3N08L RFD3N08LSM

N-Channel Logic Level  
Power Field Effect Transistors

August 1991

## Features



- 3A, 80V
- $R_{DS(on)} = 0.80\Omega$
- Design Optimized for 5 Volt Gate Drive
- Can be Driven Directly From Q-MOS, N-MOS, or TTL Circuits
- SOA is Power-Dissipation Limited
- 175°C Rated Junction Temperature
- Logic Level Gate
- High Input Impedance

## Description

The RFD3N08L is an n-channel enhancement mode silicon gate power field effect transistor specifically designed for use with logic level (5 volt) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3-5 volt range, thereby facilitating true on-off power control from logic circuit supply voltages.


The RFD3N08L is supplied in the JEDEC TO-251 plastic package and the RFD3N08LSM is supplied in the JEDEC TO-252 plastic package.

## Packages



## Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



## Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

Drain-Source Voltage, $V_{DSS}$ .....	80V
Drain-Gate Voltage, ( $R_{GS} = 1\text{m}\Omega$ ), $V_{DGR}$ .....	80V
Gate-Source Voltage, $V_{GS}$ .....	$\pm 10\text{V}$
Drain Current:	
RMS Continuous, $I_D$ .....	3A
Pulsed, $I_{DM}$ .....	7A
Power Dissipation, $P_D$ :	
$T_C = +25^\circ\text{C}$ .....	30W
Derate Above $T_C = +25^\circ\text{C}$ .....	0.20W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range, $T_J, T_{STG}$ .....	-55 to +175 $^\circ\text{C}$

## Specifications RFD3N08L, RFD3N08LSM

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0\text{V}$	80	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	1	2.5	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 70\text{V}$	-	1	$\mu\text{A}$
		$V_{DS} = 70\text{V} @ T_C = 125^\circ\text{C}$	-	50	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 10\text{V}, V_{DS} = 0\text{V}$	-	100	nA
Drain-Source on Voltage	$V_{DS(on)}$	$I_D = 1.5\text{A}, V_{GS} = 5\text{V}$	-	1.2	$\Omega$
		$I_D = 3\text{A}, V_{GS} = 5\text{V}$	-	2.5	V
On Resistance	$R_{DS(on)}$	$I_D = 1.5\text{A}, V_{GS} = 5\text{V}$	-	0.8	$\Omega$
Total Gate Charge	$Q_g(\text{total})$	$V_{GS} = 0 \text{ to } 10\text{V}$	-	8	nC
Gate Charge at 5V	$Q_g(5)$	$V_{GS} = 0 \text{ to } 5\text{V}$			
Threshold Gate Charge	$Q_g(\text{th})$	$V_{GS} = 0 \text{ to } 1\text{V}$			
Plateau Voltage	$V_{(\text{plateau})}$	$I_D = 3\text{A}, V_{DS} = 15\text{V}$	-	4.5	V
Turn-On Delay Time	$t_{D(on)}$	$V_{DD} = 40\text{V}, I_D = 1\text{A}$	-	20	ns
Rise Time	$t_R$	$R_G = 6.25\text{V}, V_{GS} = 5\text{V}$	-	130	ns
Turn-Off Delay Time	$t_{D(off)}$		-	40	ns
Fall Time	$t_F$		-	160	ns
Thermal Resistance, Junction to Case	$R_{\theta JC}$		-	5	$^\circ\text{C/W}$

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Forward Voltage	$V_{SD}$	$I_{SD} = 1\text{A}$	-	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_f = 2\text{A}, di_f/dt = 100\text{A}/\mu\text{s}$	-	150(typ.)	ns

# RFD4N06L RFD4N06LSM

N-Channel Logic Level  
Power Field Effect Transistors

August 1991

### Features



- 4A, 60V
- $R_{DS(on)} = 0.60\Omega$
- Design Optimized for 5 Volt Gate Drive
- Can be Driven Directly From Q-MOS, N-MOS, or TTL Circuits
- SOA is Power-Dissipation Limited
- 175°C Rated Junction Temperature
- Logic Level Gate
- High Input Impedance

### Description

The RFD4N06L is an n-channel enhancement mode silicon gate power field effect transistor specifically designed for use with logic level (5 volt) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3-5 volt range, thereby facilitating true on-off power control from logic circuit supply voltages.


The RFD4N06L is supplied in the JEDEC TO-251 plastic package and the RFD4N06LSM is supplied in the JEDEC TO-252 plastic package.

### Packages



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

Drain-Source Voltage, $V_{DSS}$ .....	60V
Drain-Gate Voltage, $V_{DSS}$ .....	60V
Gate-Source Voltage, $V_{GS}$ .....	$\pm 10V$
Drain Current:	
RMS Continuous, $I_D$ .....	4A
Pulsed, $I_{DM}$ .....	10A
Power Dissipation, $P_D$ :	
$T_C = +25^\circ\text{C}$ .....	30W
Derate Above $T_C = +25^\circ\text{C}$ .....	0.20W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range, $T_J, T_{STG}$ .....	-55 to +175°C

## Specifications RFD4N06L, RFD4N06LSM

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS	
			MIN	MAX.		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1\text{mA}, V_{GS} = 0\text{V}$	60	-	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	1	2.5	V	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 50\text{V}$	-	1	$\mu\text{A}$	
		$V_{DS} = 50\text{V} @ T_C = 125^\circ\text{C}$	-	50	$\mu\text{A}$	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 10\text{V}, V_{DS} = 0\text{V}$	-	100	nA	
Drain-Source on Voltage	$V_{DS(on)}$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	0.8	V	
		$I_D = 2\text{A}, V_{GS} = 5\text{V}$	-	2.0	V	
		$I_D = 4\text{A}, V_{GS} = 7.5\text{V}$	-	4.0	V	
On Resistance	$R_{DS(on)}$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	0.6	$\Omega$	
Total Gate Charge	$Q_g(\text{total})$	$V_{GS} = 0$ to 10V	$V_{DD} = 48\text{V}$ $I_D = 2\text{A}$ $R_L = 24\Omega$	-	8	nC
Gate Charge at 5V	$Q_g(5)$	$V_{GS} = 0$ to 5V		-	5	nC
Threshold Gate Charge	$Q_g(\text{th})$	$V_{GS} = 0$ to 1V		-	1	nC
Plateau Voltage	$V_{(\text{plateau})}$	$I_D = 4\text{A}, V_{DS} = 15\text{V}$	-	4.5	V	
Turn-On Delay Time	$t_{D(on)}$	$V_{DD} = 30\text{V}, I_D = 1\text{A}$ $R_G = 6.25\text{V}, V_{GS} = 5\text{V}$	-	20	ns	
Rise Time	$t_R$		-	130	ns	
Turn-Off Delay Time	$t_{D(off)}$		-	40	ns	
Fall Time	$t_F$		-	160	ns	
Thermal Resistance, Junction to Case	$R_{\theta JC}$		-	5	$^\circ\text{C/W}$	

### Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Forward Voltage	$V_{SD}$	$I_{SD} = 1\text{A}$	-	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_f = 2\text{A}, di_f/dt = 100\text{A}/\mu\text{s}$	-	150(typ.)	ns

## N-Channel Logic Level Power Field-Effect Transistor

August 1991


### Features

- 15A, 80V
- $R_{DS(ON)}$ : 0.14 $\Omega$
- Design Optimized for 5 Volt Gate Drive
- Can be Driven Directly from Q-MOS, N-MOS, TTL Circuits
- SOA is Power-Dissipation Limited
- +175 $^{\circ}$ C Rated Junction Temperature
- Logic Level Gate
- High Input Impedance

### Description


The RFP15N08L is an n-channel enhancement mode silicon gate power field effect transistor specifically designed for use with logic level (5 volt) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3-5 volt range, thereby facilitating true on-off power control from logic circuit supply voltages.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^{\circ}$ C), Unless Otherwise Specified

	RFP15N08L	UNITS
Drain-Source Voltage .....	80	V
Drain-Gate Voltage .....	80	V
Gate-Source Voltage .....	$\pm 10$	V
Drain Current, RMS Continuous .....	15	A
Pulsed .....	40	A
Power Dissipation Total @ $T_C = +25^{\circ}$ C .....	72	W
Power Dissipation Derating $T_C = +25^{\circ}$ C .....	0.48	W/ $^{\circ}$ C
Operating and Storage Junction Temperature Range .....	-55 to +175	$^{\circ}$ C

## Specifications RFP15N08L

**Electrical Characteristics** At Case Temperature ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 1\text{mA}$ $V_{GS} = 0\text{V}$	80	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$ $I_D = 1\text{mA}$	1	2.5	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 65\text{V}$	-	1	$\mu\text{A}$
		$V_{DS} = 65\text{V}$ at $T_C = +125^\circ\text{C}$	-	50	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 10\text{V}$ $V_{DS} = 0\text{V}$	-	100	nA
Drain-Source On Voltage	$V_{DS(ON)}$	$I_D = 7.5\text{A}$ $V_{GS} = 5\text{V}$	-	1.05	V
		$I_D = 15\text{A}$ $V_{GS} = 5\text{V}$	-	3.0	V
On Resistance	$R_{DS(ON)}$	$I_D = 7.5\text{A}$ $V_{GS} = 5\text{V}$	-	0.14	$\Omega$
Total Gate Charge	$Q_G(\text{TOTAL})$	$V_{GS} = 0-10\text{V}$ $V_{DD} = 64\text{V}$	-	80	nC
Gate Charge at 5V	$Q_G(5)$	$V_{GS} = 0-5\text{V}$ $I_D = 15\text{A}$	-	45	nC
Threshold Gate Charge	$Q_G(\text{TH})$	$V_{GS} = 0-1\text{V}$ $R_L = 4.27\Omega$	-	3	nC
Plateau Voltage	$V_{(\text{PLATEAU})}$	$I_D = 15\text{A}$ $V_{DS} = 15\text{V}$	-	4.5	V
Turn-On Delay Time	$t_{D(ON)}$	$V_{DD} = 40\text{V}$ $I_D = 7.5\text{A}$	-	40	ns
Rise Time	$t_r$	$R_G = 6.25\Omega$ $V_{GS} = 5\text{V}$	-	325	ns
Turn-Off Delay Time	$t_{D(OFF)}$		-	325	ns
Fall Time	$t_f$		-	325	ns
Thermal Resistance Junction to Case	$R\theta_{JC}$	-	-	2.083	$^\circ\text{C/W}$

### Source-Drain Diode Ratings and Characteristics

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX	
Forward Voltage	$V_{SD}$	$I_{SD} = 7.5\text{A}$	-	1.4	V
Reverse Recovery Time	$T_{RR}$	$I_F = 4\text{A}$ , $dI_F/dt = 100\text{a}/\mu\text{s}$	-	225(typ)	ns

## N-Channel Enhancement-Mode Power Field-Effect Transistors

June 1992

### Features


- 70A, 60V
- $r_{DS(on)} = 0.014\Omega$
- UIS Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- +175°C Operating Temperature
- Temperature Compensated SPICE Model Provided

### Description


The RFG70N06 and RFP70N06 N-Channel power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.

the RFG70N06 is supplied in the JEDEC TO-247 plastic package and the RFP70N06 is supplied in the JEDEC TO-220AB plastic package.

### Packages



### Terminal Diagram



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	RFG70N06, RFP70N06	UNITS
Drain Source Voltage	60	V
Drain Gate Voltage	60	V
Gate Source Voltage	$\pm 20$	V
Drain Current		
RMS Continuous	70	A
Pulsed Drain Current	180	
Single Pulse Avalanche Rating	Refer to UIS Curve	
Power Dissipation		
$T_C = +25^\circ\text{C}$	150	W
Derate above $+25^\circ\text{C}$	1.0	W/°C
Operating and Storage Temperature	-55 to +175	°C



## Specifications RFG70N06, RFP70N06

**Electrical Characteristics** At Case Temperature ( $T_C$ ) = +25°C, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 0.25mA, V_{GS} = 0V$	60	-	-	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25mA$	2	-	4	V	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 60V,$ $V_{GS} = 0V$	$T_C = +25^\circ C$	-	-	1	$\mu A$
			$T_C = +150^\circ C$	-	-	50	$\mu A$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20V$	-	-	100	nA	
On Resistance	$r_{DS(on)}$	$I_D = 70A, V_{GS} = 10V$	-	-	14	m $\Omega$	
Turn-On Time	$t_{(on)}$	$V_{DD} = 30V, I_D = 70A$ $R_L = 0.43\Omega, V_{GS} = +10V$ $R_{GS} = 2.5\Omega$	-	-	125	ns	
Turn-On Delay Time	$t_{d(on)}$		-	12	-	ns	
Rise Time	$t_r$		-	50	-	ns	
Turn-Off Delay Time	$t_{d(off)}$		-	40	-	ns	
Fall Time	$t_f$		-	15	-	ns	
Turn-Off Time	$t_{(off)}$		-	-	125	ns	
Total Gate Charge	$Q_{g(tot)}$		$V_{GS} = 0V$ to 20V	$V_{DD} = 48V,$ $I_D = 70A,$ $R_L = 0.68\Omega$	-	185	215
Gate Charge at 10V	$Q_{g(10)}$	$V_{GS} = 0V$ to 10V	-		100	115	nC
Threshold Gate Charge	$Q_{g(th)}$	$V_{GS} = 0V$ to 2V	-		5.5	6.5	nC
Plateau Voltage	$V_{(plateau)}$	$I_D = 70A, V_{DS} = 15V$	-	-	7.5	V	
Input Capacitance	$C_{iss}$	$V_{DS} = 25V, V_{GS} = 0V$ $f = 1MHz$	-	3000	-	pF	
Output Capacitance	$C_{oss}$		-	900	-	pF	
Reverse Transfer Capacitance	$C_{rss}$		-	300	-	pF	
Turn-Off Energy Loss per Cycle	$E_{off}$	$V_{DD} = 30V, I_D = 70A,$ $L = 0.21\mu H, R_L = 0.43\Omega$ $V_{GS} = 10V, R_{GS} = 2.5\Omega$	-	-	1.0	mJ	
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	-	1.0	$^\circ C/W$	
Thermal Resistance Diode Junction to Ambient	$R_{\theta JA}$		-	-	80	$^\circ C/W$	

### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Forward Voltage	$V_{SD}$	$I_{SD} = 70A$	-	-	1.5	V
Reverse Recovery Time	$t_{rr}$	$I_{SD} = 70A, dI_{SD}/dt = 100A/\mu s$	-	-	125	ns

10

PREVIEW PRODUCTS




FIGURE 1. SAFE OPERATING AREA CURVE




FIGURE 2. UNCLAMPED INDUCTIVE SWITCHING




FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT vs. TEMPERATURE




FIGURE 4. NORMALIZED POWER DISSIPATION vs. TEMPERATURE DERATING CURVE




FIGURE 5. TYPICAL SATURATION CHARACTERISTICS




FIGURE 6. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 7. NORMALIZED  $r_{DS(on)}$  vs. JUNCTION TEMPERATURE




FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE vs. TEMPERATURE




FIGURE 9. NORMALIZED DRAIN SOURCE BREAKDOWN VOLTAGE vs. TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs. VOLTAGE




FIGURE 11. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT. REFER TO HARRIS APPLICATION NOTES AN7254 AND AN7260




FIGURE 12. RESISTIVE SWITCHING TEST CIRCUIT




FIGURE 13. RESISTIVE SWITCHING WAVEFORMS




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS

**PSPICE Model For the RFG70N06, RFP70N06**

SUBCKT TA49007 2 1 3 ; rev 3/20/92  
 \*Nom Temp=25 deg C

Ca 12 8 5.56e-9  
 Cb 15 14 5.303e-9  
 Cin 6 8 2.63e-9

Dbody 7 5 DBDMOD  
 Dplcap 10 5 DPLCAPMOD  
 Dbreak 5 11 DBKMOD

Ebreak 11 7 17 18 65.1  
 Eds 14 8 5 8 1  
 Egs 13 8 6 8 1  
 Esg 6 10 6 8 1  
 Evto 20 6 18 8 1

It 8 17 1

Lgate 1 9 3.10e-9  
 Ldrain 2 5 1e-9  
 Lsource 3 7 1.82e-9

Mos1 16 6 8 8 MOSMOD M=0.99  
 Mos2 16 21 8 8 MOSMOD M=0.01

Rbreak 17 18 RBKMOD 1  
 Rdrain 5 16 RDSMOD 4.6593e-3  
 Rgate 9 20 1.21  
 Rin 6 8 1e9  
 Rsource 8 7 RDSMOD 1.822e-3  
 Rvto 18 19 RVTOMOD 1


S1a 6 12 13 8 S1AMOD  
 S1b 13 12 13 8 S1BMOD  
 S2a 6 15 14 13 S2AMOD  
 S2b 13 15 14 13 S2BMOD

Vbat 8 19 DC 1  
 Vto 21 6 0.6977

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4.90 VOFF=-2.90)  
 .MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.90 VOFF=-4.90)  
 .MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3.20 VOFF=4.80)  
 .MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=4.80 VOFF=-3.20)  
 .MODEL DBDMOD D (IS=1.11e-12 RS=2.91e-3 TRS1=3.26e-3 TRS2=-5.07e-6 CJO=3.12e-9 TT=6.18e-8)  
 .MODEL DBKMOD D (RS=9.46e-2 TRS1=8.47e-4 TRS2=-1.31e-6)  
 .MODEL DPLCAPMOD D (CJO=1.92e-9 IS=1e-30 N=10)  
 .MODEL MOSMOD NMOS (VTO=3.674 KP=38.507 IS=1e-30 TOX=1 L=1u W=1u)  
 .MODEL RBKMOD RES (TC1=9.55e-4 TC2=5.99e-8)  
 .MODEL RDSMOD RES (TC1=5.01e-3 TC2=2.37e-5)  
 .MODEL RVTOMOD RES (TC1=-3.71e-3 TC2=-6.01e-7)

.ENDS

Note: For further discussion of the PSPICE model consult [A New PSPICE Sub-circuit for the Power MOSFet Featuring Global Temperature Options](#); authored by William J. Hepp and C. Frank Wheatley.





# POWER MOSFETS

# 11

## POWER DRIVERS AND SWITCHES

		PAGE
CA3169	Solenoid and Motor Driver (1/2 H Driver) .....	11-3
CA3242	Quad-Gated Inverting Power Driver For Interfacing Low-Level Logic to High Current Load .....	11-8
CA3262	Quad-Gated Inverting Power Driver .....	11-12
CA3272	Quad-Gated Inverting Power Driver With Fault Mode Diagnostic Flag Output .....	11-17
CA3273	High-Side Driver .....	11-21
CA3274	Current Limiting Power Switch With Current Limiter Sense Flag .....	11-24
CA3275	Dual-H Driver .....	11-28
CA3282	CMOS Octal Serial Solenoid Driver .....	11-32
CA3292	Quad-Gated Inverting Power Driver With Fault Mode Diagnostic Flag Output .....	11-38
HIP0080, HIP0081	Quad Inverting Power Driver With Diagnostic Interface .....	11-41
HIP1030	1A High Side Driver With Over-Load Protection .....	11-46
HIP2500	Half-Bridge 500V <sub>DC</sub> Driver .....	11-48
HIP4010	Power H-Switch .....	11-51
HIP4011	Three-Phase Brushless DC Motor Controller .....	11-54
HIP4080	High Frequency H-Bridge Driver .....	11-57
HV400	High Current MOSFET Driver .....	11-61
ICL7667	Dual Power MOSFET Driver .....	11-72
SP600	Half-Bridge 500V <sub>DC</sub> Driver .....	11-79
SP601	Half-Bridge 500V <sub>DC</sub> Driver .....	11-86

**11****POWER DRIVERS  
AND SWITCHES**





## Solenoid and Motor Driver (1/2 H Driver)

May 1992

### Features

- Chip Encapsulated in a 5-Lead Plastic TO-220 Style Package (VERSA-VI)
- Output Short Circuit Protection
- Thermal Overload Protection
- Solenoid Inductive "Kick" Protection with Internal-Clamp Diodes
- Output Sink and Source Capacity of 600mA Minimum Overtemperature
- Horizontal and Vertical Mounting Packages Available
- Separate Sink Circuit and Source Circuit, Each Individually Controlled

### Applications

- Latching Solenoid Driver (Single and Multiple)
- Non-Latching Solenoid Driver
- Relay Driver
- Lamp Controller
- Lamp Driver
- Motor Controller (Forward and Reverse)
- Stepper Motor Controller
- On-Off Logic Controllers (TTL Logic)
- Intermediate Power Driver
- Triac, SCR, and Transistor Drivers

### Description

The CA3169 is a monolithic integrated circuit capable of driving lamps and other devices that can be changed between two states (on or off). Transistors, SCR's, and triacs are some of the solid state devices that can be controlled by the CA3169. This device can also control relays, solenoids (latching or nonlatching), motors (DC - forward and reverse) and DC stepping motors.


The CA3169 contains a separate source driver circuit with internal current limiting protection and a separate sink driver circuit. The sink driver contains an energy absorbing diode to protect the device against any inductive "kick" during state changes. The CA3169 is protected against overvoltage conditions on the output drivers and overtemperature conditions (thermal-shutdown protection).

The input operating levels are TTL compatible. The source and sink outputs are in their off condition (non-conducting) when their respective inputs are in a HI state, or open-circuited. The outputs are in their on state (conducting) when their respective inputs are LO. The VERSA-VI package is available with two lead configurations. The CA3169 has a vertical-mount lead form, and the CA3169M has a horizontal-mount lead form.


### Ordering Information

PART NUMBER	TEMPERATURE	PACKAGE
CA33169	-40°C to +85°C	5 Lead Plastic SIP Staggered Vertical
CA33169M	-40°C to +85°C	5 Lead Plastic SIP Surface Mount

### Pinout



### Functional Block Diagram



# Specifications CA3169

## Absolute Maximum Ratings

Supply Voltage (Pin 1 to GND)  
 Positive ..... 41V DC  
 Negative ..... 1.4V DC  
 Sink Current ..... 1.9A  
 Source Current ..... Controlled by Internal Current Limiting  
 Input Voltage:  
 Sink Input (Pin 4 to GND) ..... 17V  
 Source Input (Pin 5 to GND) ..... 17V  
 Maximum Forward Current - Diode D1 ..... 2.5A  
 Maximum Forward Current - Diode D2 ..... 3A

Power Dissipation,  $P_D$  at  $T_A = 90^\circ\text{C}$  ..... 15W  
 Thermal Resistance, Junction to Case: .....  $4^\circ\text{C/W}$   
 Junction Temperature .....  $+150^\circ\text{C}$   
 Operating Temperature .....  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$   
 Storage Temperature .....  $-55^\circ\text{C}$  to  $+150^\circ\text{C}$   
 Lead Temperature (During Soldering):  
 At Distance 1/16 ± 1/32 in. (1.59 ± 0.79mm)  
 from case for 10s max. ....  $+265^\circ\text{C}$

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

## Electrical Specifications at $T_A = +25^\circ\text{C}$ , $V_{CC} = 10.5\text{V}$ to $18\text{V}$ Unless otherwise specified.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output Leakage Current, Pin 2 See Figure 5		Inputs Open $V_{CC} = 4\text{V}$ to $18\text{V}$ Source and Sink Loads = $20\Omega$	-110	±0.5	110	$\mu\text{A}$
Output Leakage Current, Pin 3 See Figure 5		Inputs Open $V_{CC} = 4\text{V}$ to $18\text{V}$ Source and Sink Loads = $20\Omega$	-110	±0.5	110	
Thermal Resistance	$\theta_{JC}$		-	3	4	$^\circ\text{C/W}$
Quiescent Current, Pin 1 See Figure 4		Device "ON" Input Terminals Shorted, $V_{CC} = 14\text{V}$	-	70	100	mA
Quiescent Current, Pin 1 See Figure 3		Device "OFF" Input Terminals Open, $V_{CC} = 14\text{V}$	-	17	40	
Thermal Shutdown Temperature		$R_L = \text{Short Circuit}$	128	140	162	$^\circ\text{C}$
Overvoltage Shutdown -Circuit Upper Trip Point, Pin 1 Voltage See Figure 7		$R_L = 20\Omega$	20	25	27	V
Overvoltage Shutdown - Circuit Lower Trip Point, Pin 1 Voltage See Figure 7		$R_L = 20\Omega$	18	21.4	23	
<b>Input Logic Levels; Source Input - Pin 5, Sink Input - Pin 4</b>						
Input Low Threshold Sink or Source	$V_{IL}$	$V_{CC} = 14\text{V}$ (See Note 1)	-	0.4	0.8	V
Input High Threshold Sink or Source	$V_{IH}$	$V_{CC} = 14\text{V}$ (See Note 2)	1.9	2.4	-	
Input Low Current Sink or Source	$I_{LL}$	$V_{IN} \leq 0.4\text{V}$	-0.9	-0.3	-	mA
Input High Current Sink or Source	$I_{IH}$	$V_{IN} \leq 5.5\text{V}$	-110	-23	110	$\mu\text{A}$
Output Voltage, Pin 2 See Figure 6	$V_{OS}$	Referenced to $V_{CC}$ with $I_{SOURCE} = 600\text{mA}$ , See Note 3	-	1	1.6	V
Short-Circuit Current Limit, Pin 2 to Ground			0.65	1.11	2.6	A
Turn-On Delay to Output-On, Pin 2		$C_L = 100\text{pF}$ , $R_L = 33\Omega$	-	0.45	5.6	$\mu\text{s}$
Turn-Off Delay to Output-Off, Pin 2		$C_L = 100\text{pF}$ , $R_L = 33\Omega$	-	5	55	$\mu\text{s}$
<b>Sink Outputs</b>						
Output Saturation Voltage See Figure 9	$V_3$	$I_{SINK} = 600\text{mA}$ $V_{IN} \leq 0.4\text{V}$ See Note 3	-	0.3	0.85	V
Output Saturation Voltage See Figure 9	$V_3$	$I_{SINK} = 1000\text{mA}$ $V_{IN} \leq 0.4\text{V}$ See Note 3	-	0.8	1.65	

**Electrical Specifications** at  $T_A = +25^\circ\text{C}$ ,  $V_{CC} = 10.5\text{V}$  to  $18\text{V}$  Unless otherwise specified. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Turn-On Delay to Output-On Pin 3	$T_{ON}$	$CL = 100\text{pF}$ , $RL = 33\Omega$ to $V_{CC}$	-	0.45	5.6	$\mu\text{s}$
Turn-Off Delay to Output-Off Pin 3	$T_{OFF}$	$CL = 100\text{pF}$ , $RL = 33\Omega$ to $V_{CC}$	-	0.95	25	

NOTES:

- $I_{SOURCE}$  or  $I_{SINK} \leq 600\text{mA}$ ,  $V_{OS} \leq 1.5\text{V}$ ,  $V_{SINK} \leq 0.75\text{V}$ .
- $I_{SOURCE}$  or  $I_{SINK} \leq 100\mu\text{A}$ ,  $V_{SOURCE} = \text{GND}$ , for  $V_{SINK}$   $20\Omega$  to  $V_{CC}$ .
- Measured over temperature range of  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

**TRUTH TABLE FOR SOLENOID DRIVER**  
TTL Logic Conditions:  $0 \leq V_L \leq 0.8$ ,  $1.9 \leq V_H \leq 5.5$

INPUT A SOURCE IN	INPUT B SINK IN	OUTPUT A SOURCE OUT	OUTPUT B SINK OUT
$V_L$	$V_L$	HIGH (ON)	LOW (ON)
$V_L$	$V_H$	HIGH (ON)	(OFF)
$V_H$	$V_L$	(OFF)	LOW (ON)
$V_H$	$V_H$	(OFF)	(OFF)





FIGURE 1. DETAILED SCHEMATIC OF THE INPUT CIRCUIT FOR CA3169.




FIGURE 2. DETAILED SCHEMATIC OF THE OUTPUT CIRCUIT FOR CA3169.

Test Circuits

(V<sub>CC</sub> = V<sub>IN</sub> = PIN 1 VOLTAGE)




FIGURE 3. QUIESCENT CURRENT DEVICE "OFF".




FIGURE 4. QUIESCENT CURRENT DEVICE "ON".




FIGURE 5. OUTPUT LEAKAGE CURRENTS.




FIGURE 6. OUTPUT SOURCE VOLTAGE (REFERENCED TO V<sub>CC</sub>).




FIGURE 7. OVERVOLTAGE PROTECTION.




FIGURE 8. THERMAL SHUTDOWN.

PROCEDURE

1. Measure V<sub>12</sub>.
2. Increase V<sub>CC</sub> until V<sub>12</sub> ≥ 2V.
3. Measure V<sub>CC</sub>; this voltage is the high trip point. Pin 2 should be off; i.e., pin 3 should be high.
4. Observe and measure the voltage at pin 3.
5. Decrease V<sub>CC</sub> until pin 3 switches, i.e., ≤ 18V. The supply voltage will be the low trip point voltage.

When V<sub>CC</sub> is turned on, I<sub>IN</sub> should be equal to or greater than 1A. Thermal shutdown will operate properly if the input current drops below 0.5A (0.3A typ.) in 10 to 15 seconds. Cover the unit during this test in the event that the thermal shutdown is not operating properly.






FIGURE 9. OUTPUT SATURATION VOLTAGE.

**Typical Applications**




When input A goes low, lamp A will light.  
When input B goes low, lamp B will light.

**FIGURE 10. LAMP DRIVER.**




Input A and input B must both be low for the solenoid to switch.

**FIGURE 11. NON-LATCHING SOLENOID.**



Relay A will close when in input A goes low. Relay B will close when input B goes low. Both relays will close when both inputs go low.

**FIGURE 12. RELAY DRIVER.**



When opposing inputs go low, the motor will switch direction; if source input A and sink input B both go low, current will flow from A to B. If source input B and sink input A both go low, current will flow from B to A.

**FIGURE 13. MOTOR DRIVER OR LATCHING SOLENOID DRIVER.**

## Quad-Gated Inverting Power Driver For Interfacing Low-Level Logic to High Current Load

May 1992

### Features

- Driven Outputs Capable of Switching 600mA Load Currents Without Spurious Changes in Output State
- Inputs Compatible with TTL or 5 Volt CMOS Logic
- Suitable for Resistive or Inductive Loads
- Output Overload Protection
- Power-Frame Construction for Good Heat Dissipation

### Applications

- Relays
- Solenoids
- AC and DC Motors
- Heaters
- Incandescent Displays
- Vacuum Fluorescent Displays

### Description

The CA3242 quad-gated inverting power driver contains four gate switches for interfacing low-level logic to inductive and resistive loads such as: relays, solenoids, AC and DC motors, heaters, incandescent displays, and vacuum fluorescent displays.

Output overload protection is provided when the load current (approximately 1.2A) causes the output  $V_{CE(sat)}$  to rise above 1.3V. A built-in time delay, nominally 25 $\mu$ s, is provided during output turn-on as output drops from  $V_{DD}$  to  $V_{SAT}$ . That output will be shut down by its protection network without affecting the other outputs. The corresponding Input or Enable must be toggled to reset the output protection circuit.

Steering diodes in the outputs in conjunction with external zener diodes protect the IC against voltage transients due to switching inductive loads.


To allow for maximum heat transfer from the chip, the two center leads are directly connected to the die mounting pad. In free air, junction-to-air thermal resistance ( $R_{\theta JA}$ ) is 50°C/W (typical). This coefficient can be lowered to 40°C/W (typical) by suitable design of the PC board to which the CA3242 is soldered.

### Ordering Information


PART NUMBER	TEMPERATURE RANGE	PACKAGE
CA3242E	-40°C to +105°C	16 Lead Plastic DIP

### Pinout

16 LEAD DUAL-IN-LINE PLASTIC PACKAGE (E SUFFIX) TOP VIEW



### Block Diagram



TRUTH TABLE

ENABLE	IN	OUT
H	H	L
H	L	H
L	X	H

## Specifications CA3242

### Absolute Information ( $T_A = +25^\circ\text{C}$ ) Unless Otherwise Specified


Logic Supply Voltage, $V_{CC}$ ..... 7V Logic Input Voltage, $V_{IN}$ ..... 15V Output Voltage, $V_{CEX}$ ..... 50V <sub>DC</sub> Output Sustaining Voltage, $V_{CESUS}$ ..... 35V <sub>DC</sub> Output Current, $I_O$ ..... 1A <sub>DC</sub> Power Dissipation, $P_D$ Up to 60°C ..... 1.5W Above 60°C ..... Derate Linearly at 16.6mW/°C Up to 90°C w/heat sink (PC Board) ..... 1.5W Above 90°C w/heat sink (PC board) .. Derate Linearly at 25mW/°C	Ambient Temperature Range Operating ..... -40°C to +105°C Storage ..... -55°C to +150°C Maximum Junction Temperature, $T_J$ ..... +150°C Maximum Thermal Resistance Junction-to-Air, $\theta_{JA}$ ..... 60°C/W Junction-to-Case, $\theta_{JC}$ to pins 4, 5, 12, 13 at seat ..... 12°C/W Lead Temperature (During Soldering) At distance 1/16" $\pm$ 1/32" (1.59 $\pm$ 0.79mm) from case for 10s max ..... +265°C
--	--

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

### Electrical Specifications At $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$ , $V_{CC} = 5\text{V}$ Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX	
Output Leakage Current	$I_{CEX}$	$V_{CE} = 50\text{V}$ , $V_{IN} = 0.8\text{V}$	-	100	$\mu\text{A}$
Output Sustaining Voltage	$V_{CE(SUS)}$	$I_C = 100\text{mA}$ , $V_{IN} = 0.8\text{V}$	30	-	V
Collector Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = 100\text{mA}$ , $V_{IN} = 2.4\text{V}$	-	0.25	V
		$I_C = 400\text{mA}$ , $V_{IN} = 2.4\text{V}$	-	0.6	V
		$I_C = 600\text{mA}$ , $V_{IN} = 2.4\text{V}$	-	0.8	V
Input Low Voltage	$V_{IL}$		-	0.8	V
Input Low Current	$I_{IL}$	$V_{IN} = 0.8\text{V}$	-	$\pm 10$	$\mu\text{A}$
Input High Voltage	$V_{IH}$	$I_C = 600\text{mA}$	2	-	V
Input High Current	$I_{IH}$	$I_C = 700\text{mA}$ , $V_{IN} = 4.5\text{V}$	-	10	$\mu\text{A}$
Supply Current ON	$I_{CC(ON)}$	$I_C = 700\text{mA}$ , $V_{CC} = V_{IH} = 5.5\text{V}$	-	80	mA
Supply Current OFF	$I_{CC(OFF)}$			5	mA
Clamp Diode Leakage Current	$I_R$	$V_R = 50\text{V}$	-	100	$\mu\text{A}$
Clamp Diode Forward Voltage	$V_F$	$I_F = 1\text{A}$	-	1.8	V
		$I_F = 1.5\text{A}$	-	2.5	V
Turn-On Delay	$t_{PHL}$		-	20	$\mu\text{s}$
Turn-Off Delay	$t_{PLH}$		-	30	$\mu\text{s}$

FIGURE 1. SCHEMATIC DIAGRAM OF THE CA3242 (SWITCH SECTION A)








FIGURE 2. LOGIC DIAGRAM FOR EACH OUTPUT





FIGURE 3. TYPICAL APPLICATIONS FOR THE CA3242 QUAD



MISC. SWITCHING APPLICATIONS

FIGURE 4. TYPICAL APPLICATIONS FOR THE CA3242 QUAD DRIVER




FIGURE 5. TYPICAL APPLICATIONS FOR THE CA3242 QUAD DRIVER

## PRELIMINARY

May 1992

## Quad-Gated Inverting Power Driver

### Features

- Independent Over-Current Limiting On Each Output
- Independent Over-Temperature Limiting On Each Output
- Output Drivers Capable of Switching 700mA Load
- Inputs Compatible With TTL or 5V CMOS Logic
- Suitable For Resistive, Lamp or Inductive Loads
- Power-Frame Construction For Good Heat Dissipation
- Operational Temperature Ranges
  - CA3262A ..... -40°C to +125°C
  - CA3262 ..... -40°C to +85°C

### Applications

- Solenoid
- Relay
- Light
- Steppers
- Motors
- Displays

### System Applications

- Automotive
- Appliance
- Industrial Control
- Robotics

### Description

The CA3262 is used to interface Low-Level Logic to High Current Loads. Each Power Driver has four inverting switches consisting of a non-inverting logic input stage and an inverting low-side driver output stage. All input stages have a common enable input. Each output device has independent current limiting ( $I_{LIM}$ ) and thermal limiting ( $T_{LIM}$ ) for protection from over-load conditions. Steering diodes in the outputs are used in conjunction with external zener diodes to protect the IC against over-voltage transients due to switching of inductive loads. To allow for maximum heat transfer from the chip, all ground pins on the DIP and PLCC package are directly connected to the mounting pad of the chip.

The CA3262 can drive four incandescent lamp loads without modulating their brilliance when the "cold" lamps are energized.

Outputs can be paralleled to drive large loads. The maximum output current is determined by the minimum limit for over-current limiting which is typically 1.2 Amps but may be as low as 0.7 Amps.


The best choice for over-voltage protection is to provide zener clamping diodes connected to the CLAMP pins with inductive loads. A typical zener diode voltage value for the CA3262 is 30 Volts or a value sufficient to guarantee that the CA3262 output does not exceed the sustaining voltage limit of 40 Volts when the zener diode is conducting. (Continued on 2-8)

### Ordering Information


PART NUMBER	TEMPERATURE RANGE	PACKAGE
CA3262E	-40°C to +85°C	16 Pin DIP
CA3262AE	-40°C to +125°C	16 Pin DIP
CA3262AQ	-40°C to +125°C	28 Pin PLCC

### Pinouts


16 LEAD (DIP (E SUFFIX))  
TOP VIEW



28 LEAD PLCC (Q SUFFIX)  
TOP VIEW



### Functional Block Diagram



#### NOTES:

1. Pins 4, 5, 12, 13 ground (Package E)
2. Pins 5-11, 19-25 ground (Package Q)
3. Pin numbers in parentheses apply to the Plastic 28 Leaded Chip Carrier (PLCC)

#### TRUTH TABLE

ENABLE	IN	OUT
H	5H	L
H	L	H
L	X	H

H = High, L = Low, X = Don't Care

### Description (Continued)

Over-voltage protection may or may-not be satisfied by connecting the CLAMP pin to a positive voltage equal or greater than the output load power supply. In many applications transient variations and non-tracking conditions may allow forward conduction through the steering diodes, further up-setting an unstable condition.

Current-limiting is provided as protection for shorted or over-loaded output conditions. Voltage is sampled across a small metal resistor in the emitter of each output stage. When the voltage exceeds a preset comparator level, drive is reduced to the output. Current limiting is sustained unless thermal conditions exceed the preset thermal shutdown temperature of 155°C.

If an output is shorted, the remaining three outputs will continue to function normally unless the continued heat spreading is sufficient to raise the junction temperature at

any other output to a level greater than 155°C. High ambient temperature conditions may allow this to happen. The degree of interaction is minimized by separation of the output devices, each to a separate corner of the chip. The output stage does not oscillate when in the current limiting or thermal limiting mode.

As noted, the thermal resistance of both the DIP and PLCC packages are improved by direct connection of the leads to the chip mounting pad. In free air, the junction-to-air thermal resistance,  $\theta_{JA}$  is 50°C/W (typical) for the DIP package and 40°C/W (typical) for the PLCC package. This coefficient can be lowered to 40°C/W and 30°C/W respectively by suitable design of the PC board to which the CA3262 is soldered.

## Specifications CA3262

### Absolute Maximum Ratings

Logic Supply Voltage, $V_{CC}$ .....	7.0V
Logic Input Voltage, $V_{IN}$ .....	15V
Output Voltage, $V_{CEX}$ .....	60V
Output Sustaining Voltage, $V_{CE(SUS)}$ .....	40V
Output Current, $I_C$ .....	1A
Storage Temperature Range .....	-65°C to +150°C
Operating Temperature Range:	
CA3262AE, CA3262AQ .....	-40°C to +125°C
CA3262E .....	-40°C to +85°C
Thermal Resistance, $\theta_{JA}$ :	
CA3262AQ .....	43°C/W
CA3262E, CA3262AE .....	60°C/W
Maximum Junction Temperature .....	+150°C
Lead Temperature (Soldering 10s) .....	+265°C

### Power Dissipation, $P_D$ :

CA3262E, CA3262AE:	
Up to +60°C (Free Air) .....	1.5W
Above +60°C: .....	Derate Linearly at 16.6mW/°C
Up to +90°C w/heat sink (PC Board): .....	1.5W
Above +90°C;	
w/heat sink (PC Board): .....	Derate Linearly at 25mW/°C
CA3262AQ:	
Up to +85°C (Free Air): .....	1.5W
Above +85°C: .....	Derate Linearly at 23mW/°C
Up to +105°C with heat sink (PC Board): .....	1.5W
Above +105°C;	
with heat sink (PC Board): .....	Derate Linearly at 33mW/°C

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### Electrical Specifications At $V_{CC} = 5.5V$ , $T_A = -40^\circ C$ to $+125^\circ C$ , CA3262A; $T_A = -40^\circ C$ to $+85^\circ C$ for CA3262

PARAMETERS	SYMBOL	TEST CONDITIONS	CA3262			CA3262A			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
Output Leakage Current	$I_{CEX}$	$V_{CE} = 60V, V_{ENABLE} = 0.8V$	-	-	100	-	-	50	$\mu A$
Output Sustaining Voltage	$V_{CE(SUS)}$	$I_C = 40mA$	40	-	-	40	-	-	V
Collector Emitter Saturation Voltage (See Figure 5)	$V_{CE(SAT)}$	$V_{IN} = 2V, V_{CC} = 4.75V$							
		$I_C = 100mA$	-	-	0.25	-	-	0.15	V
		$I_C = 200mA$	-	-	-	-	-	0.2	V
		$I_C = 300mA$	-	-	-	-	-	0.25	V
		$I_C = 400mA$	-	-	0.4	-	-	0.3	V
		$I_C = 500mA$	-	-	-	-	-	0.4	V
		$I_C = 600mA$	-	-	0.6	-	-	0.5	V
		$I_C = 700mA, T_A = -40^\circ C$	-	-	0.6	-	-	0.5	V
Input Low Voltage	$V_{IL}$		-	-	0.8	-	-	0.8	V
Input High Voltage	$V_{IH}$		2	-	-	2	-	-	V
Input Low Current	$I_{IL}$	$V_{IN} = 0.8V$	-	-	10	-	-	10	$\mu A$
Input High Current	$I_{IH}$	$V_{IN} = V_{ENABLE} = 5.5V, I_C = 600mA$	-	-	10	-	-	10	$\mu A$
Supply Current All Outputs ON (See Figure 4)	$I_{CC(ON)}$	$V_{IN} = 2V, V_{ENABLE} = 5.5V, I_{OUTA} = I_{OUTB} = I_{OUTC} = I_{OUTD} = 250mA$	-	-	70	-	-	55	mA
Supply Current All Outputs OFF (See Figure 4)	$I_{CC(OFF)}$	$V_{IN} = 0V$	-	-	10	-	-	10	mA
Clamp Diode Leakage Current	$I_R$	$V_R = 50V$	-	-	100	-	-	50	$\mu A$
Clamp Diode Forward Voltage (See Figure 7)	$V_F$	$I_F = 1A, V_{IN} = 0V$	-	-	1.7	-	-	1.7	V
		$I_F = 1.5A, V_{IN} = 0V$	-	-	2.1	-	-	2.1	V
Turn-On Delay (See Figure 6)	$t_{PHL}, t_{PLH}$	$I_{OUT} = 500mA$	-	-	10	-	-	10	$\mu s$
Over Current Limiting (Note 1)	$I_{LIM}$	$V_{OUT} = 4.5V$ to $24.5V$	0.7	-	1.8	0.7	-	1.8	A
DESIGN PARAMETER									
Over Temperature Limiting (Junction Temperature)	$T_{LIM}$		-	155	-	-	155	-	$^\circ C$

#### NOTE:

- With voltage on the collector of the output transistor as indicated ( $V_{OUT} = 4.5V$  to  $24.5V$ ) and with that output transistor turned on, the current will increase to a limiting value which will be a value of 0.7 A, minimum. That output will shortly thereafter (approx. 5ms) go into over-temperature limiting. (Excessive dissipation during thermal limiting may damage the chip.)




FIGURE 1. CA3262 EQUIVALENT SCHEMATIC OF ONE INPUT STAGE





FIGURE 2. QUAD-GATED INVERTING POWER DRIVER (QDR) SCHEMATIC WITH TYPICAL LOAD-DRIVE APPLICATIONS SHOWN. (SEE FIGURE 3)



EACH OF THE QDR OUTPUTS SHOWN IN FIG 3 IS A COMPOSITE CIRCUIT WITH OVER-TEMPERATURE SENSE FOR THERMAL LIMITING & OVER-CURRENT SENSE TO PROVIDE CURRENT LIMITING

FIGURE 3. QUAD-GATED INVERTING POWER DRIVER (QDR) OUTPUT EQUIVALENT CIRCUIT




FIGURE 4. TYPICAL SUPPLY CURRENT (PIN 11) CHARACTERISTICS




FIGURE 5. TYPICAL COLLECTOR-TO-EMITTER SATURATION VOLTAGE CHARACTERISTICS IN QUAD-GATED INVERTING POWER DRIVER OUTPUT




FIGURE 6. TYPICAL PROPAGATION DELAY TIME CHARACTERISTICS




FIGURE 7. TYPICAL CLAMP-DIODE FORWARD VOLTAGE CHARACTERISTICS




FIGURE 8. PACKAGE DISSIPATION RATING CHART

## Quad-Gated Inverting Power Driver With Fault Mode Diagnostic Flag Output

May 1992

### Features

- Independent Over-Current Limiting on Each Output
- Independent Over-Temperature Shutdown With Hysteresis on Each Output
- Capable of Switching 600mA Load Currents
- Inputs Compatible With TTL or 5 Volt CMOS Logic
- Suitable For Resistive or Inductive Loads
- Power-Frame Construction for Good Heat Dissipation
- Fault Mode Output Flag
- Operating Temperature Range . . . . . -40°C to +125°C

### Applications

- Solenoid
- Relay
- Light
- Steppers
- Motors
- Displays

### System Applications

- Automotive
- Appliance
- Industrial Control
- Robotics

### Description

The CA3272 quad-power NAND driver contains four NAND-gate switches for interfacing low-level logic to inductive and resistive loads such as: relays, solenoids, AC and DC motors, heaters, incandescent displays, and vacuum fluorescent displays.

To allow for maximum heat transfer from the chip, all ground leads are directly connected to the die substrate and to the ground bond pads. In free air, junction-to-air thermal resistance ( $R_{\theta JA}$ ) is 40°C/W (typical).

This coefficient can be lowered to 30°C/W (typical) by suitable design of the PC board to which the CA3272 is soldered.

The individual outputs are protected with over-current limiting ( $I_{LIM}$ ) and over-temperature ( $T_{LIM}$ ) shutdown. Any one output that faults (see Fault Logic Table) will switch Pin 1 to a constant current pulldown.

If an output load is shorted, the remaining three outputs function normally unless the junction temperature (typically +165°C) of those outputs is exceeded. The output stage does not change state (oscillate) when in the current limit mode.

All inputs and enable have internal pulldowns to turn "off" the outputs when inputs are floating.

The CA3272 can drive four incandescent lamp loads without modulating their brilliance when "cold" lamps are energized. Outputs can be "ganged" to drive large loads.


The CA3272 is supplied in a plastic 28 lead chip carrier, PLCC (Q suffix).

### Ordering Information


PART NUMBER	TEMPERATURE RANGE	PACKAGE
CA3272	-40°C to +125°C	28 Lead PLCC

### Pinout

PLASTIC 28 LEADED CHIP CARRIER (PLCC)  
(Q SUFFIX)  
TOP VIEW



**Block Diagram**



**TRUTH TABLE**

ENABLE	IN	OUT
H	H	L
H	L	H
L	X	H

H = High, L = Low, X = Don't Care

**FAULT LOGIC TABLE**

IN	OUT	FAULT	MODE
H	L	H	Normal
H	H	L	Over Current, Over Temperature or Short to Power Supply
L	L	L	
L	H	H	Normal



## Specifications CA3272

### Absolute Maximum Ratings ( $T_A = +25^\circ\text{C}$ ) Unless Otherwise Specified

Logic Supply Voltage, $V_{CC}$ .....	7V	Ambient Temperature Range	
Logic Input Voltage, $V_{IN}$ .....	15V	Operating .....	-40°C to +125°C
Output Voltage, $V_{CEX}$ .....	-12, +50V <sub>DC</sub>	Storage .....	-55°C to +150°C
Output Sustaining Voltage, $V_{CE(SUS)}$ .....	40V <sub>DC</sub>	Maximum Junction Temperature, $T_J$ .....	+150°C
Output Current, $I_O$ .....	1.6A <sub>DC</sub>	Maximum Thermal Resistance	
Power Dissipation, $P_D$		Junction-to-Air, $\theta_{JA}$ .....	43°C/W
Up to 85°C .....	1.5W	Lead Temperature (During Soldering)	
Above 85°C .....	Derate Linearly at 23mW/°C	At distance $1/16 \pm 1/32$ " (1.59 ± 0.79mm) from	
Up to 105°C w/Heat Sink (PC Board) .....	1.5W	case for 10s max .....	+265°C
Above 105°C w/Heat Sink (PC Board) ...	Derate Linearly at 33mW/°C		

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### Electrical Specifications At $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ , $V_{CC} = 5\text{V}$ Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX	
Output Leakage Current	$I_{CEX}$	$V_{CE} = 50\text{V}$ , $V_{ENABLE} = 0.8\text{V}$	-	100	$\mu\text{A}$
Output Sustaining Voltage	$V_{CE(SUS)}$	$I_C = 40\text{mA}$	40	-	V
Collector Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = 400\text{mA}$ , $V_{IN} = 2\text{V}$ , $V_{CC} = 4.75\text{V}$ , $T_A = +125^\circ\text{C}$	-	0.4	V
		$I_C = 500\text{mA}$ , $V_{IN} = 2\text{V}$ , $V_{CC} = 4.75\text{V}$ , $T_A = +25^\circ\text{C}$	-	0.5	V
		$I_C = 600\text{mA}$ , $V_{IN} = 2\text{V}$ , $V_{CC} = 4.75\text{V}$ , $T_A = -40^\circ\text{C}$	-	0.6	V
Input Low Voltage	$V_{IL}$		-	0.8	V
Input Low Current	$I_{IL}$	$V_{IN} = 0.8\text{V}$	10	60	$\mu\text{A}$
Input High Voltage	$V_{IH}$		2	-	V
Input High Current	$I_{IH}$	$V_{IN} = 5.5\text{V}$ , $V_{ENABLE} = 5.5\text{V}$	10	60	$\mu\text{A}$
Supply Current ON (All Outputs ON)	$I_{CC(ON)}$	$I_{OUT}(A, B, C, D) = 250\text{mA}$ , $V_{IN} = 2\text{V}$ $V_{ENABLE} = 5.5\text{V}$	-	60	mA
Supply Current OFF (All Outputs OFF)	$I_{CC(OFF)}$	$V_{IN} = 0\text{V}$	-	10	mA
Turn-On Delay	$t_{PHL}$ , $t_{PLH}$		-	10	$\mu\text{s}$
Over Current Limiting* (For Each Output)		$V_{OUT} = 4.5\text{V}$ to $24.5\text{V}$ , $R_L(\text{Min}) = 4\Omega$	0.7	1.6	A
Fault Output	$I_{OL}$	$I_{LOAD} = 30\mu\text{A}$	40	80	$\mu\text{A}$
	$I_{OH}$		-	2	$\mu\text{A}$
	$V_{OL}$		-	0.4	V
Output Sense Thresholds	$V_{HT}$	Input = 2V Min	3	5.5	V
	$V_{LT}$	Input = 0.8V Max	3	5.5	V
DESIGN PARAMETER					
Over Temperature Limiting (Junction Temperature)			165 (Typical)		°C

\* With voltage on the collector of the output transistor as indicated ( $V_{OUT} = 4.5\text{V}$  to  $24.5\text{V}$ ) and with that output transistor turned on, the current will increase to a limiting value which will be a value of 0.7A minimum. That output will shortly (~5ms) thereafter go into over temperature shutdown. (Excessive dissipation during thermal shutdown may damage the chip.)




FIGURE 1. SCHEMATIC OF ONE INPUT SECTION




FIGURE 2. QUAD-GATED INVERTING POWER DRIVER (QDR) SCHEMATIC WITH TYPICAL LOAD-DRIVE APPLICATIONS SHOWN (SEE FIGURE 3)




FIGURE 3. QUAD-GATED INVERTING POWER DRIVER (QDR) OUTPUT EQUIVALENT CIRCUIT. THE FAULT OUTPUT REQUIRES A PULL-UP LOAD SUCH AS AN EXTERNAL RESISTOR (R<sub>EXT</sub>). A CAPACITOR, C<sub>EXT</sub> SHOULD BE USED TO SUPPRESS SWITCHING SPIKES

May 1992

## High-Side Driver

### Features

- Equivalent High Pass p-n-p Transistor
- Current Limiting.....0.6A to 1.2A
- Over-Voltage Shutdown.....+25V to -40V
- Junction Temperature Thermal Limit.....+150°C
- Equivalent beta of 25.....400mA/0.5V
- Internal Bandgap Voltage and Current Reference


### Applications

- Fuel Pump Driver
- Relay Driver
- Solenoid Driver
- Stepper Motor Driver
- Remote Power Switch
- Logic Control Switch

### Description


The CA3273 is a power IC equivalent of a p-n-p pass transistor operated as a high-side-driver current switch in either the saturated (ON) or cutoff (OFF) modes. The CA3273 incorporates circuitry to protect the pass currents, excessive input voltage, and thermal overstress. The high-side driver is intended for general purpose, automotive and potentially high-stress applications. If high-stress conditions exist, the use of an external zener diode of 35 volts or less between supply and load terminals may be required to prevent damage due to severe conditions (such as load dump, reverse battery and positive or negative transients). The CA3273 is designed to withstand a nominal reverse-battery (VBAT = 13V) condition without permanent damage to the IC. The CA3273 is supplied in a modified 3-lead TO-202 plastic power package.

### Package



MODIFIED TO-202

### Block Diagram



### Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE & LEAD FORM
CA3273	-40°C to +85°C	TO-202 MODIFIED

## Specifications CA3273

### Absolute Maximum Ratings

Fault Max,  $V_{CC}$  (Limited  $I_{CC}$ , -40 to +85°C) ..... 25V to 40V  
 Operating  $V_{CC}$  ( $R_L = 40\Omega$ , -40 to +85°C) ..... 16V  
 Operating  $V_{CC}$  ( $R_L = 40\Omega$ , -40 to +25°C) ..... 24V  
 $V_O$  (Output) Inductive Pulse Rating (-40 to +85°C),  
 $V_{SW}$  Open .....  $V_{CC} + 12V$   
 Operating  $I_{CC}$  (-40 to +85°C) ..... 1.2A  
 $I_O$  (-40 to +85°C) ..... 400mA  
 $I_O$  (-40 to +25°C) ..... 600mA  
 Dissipation,  $P_D$  at +25°C Ambient (Note1) ..... 1.8W  
 Derate Above +25°C (No Heat Sink) ..... 14.3mW/°C

Thermal Resistance, Junction to Ambient ..... +70°C/W  
 Junction Temperature (Note 2) ..... +150°C  
 Ambient Temperature Range:  
   Operating Temperature Range ..... -40°C to +85°C  
   Storage Temperature Range ..... -40°C to +150°C  
 Lead Temperature (During Soldering):  
   At distance 1/16± 1/32 in. (1.59 ± 0.79 mm)  
   from case for 12s max. .... +260°C

#### NOTES:

1.  $P_D = (V_{CC} - V_O) \times I_O + V_{CC} \times I_{SW}$ ,  $T_J = T_A + P_D \times (\theta_{ja})$
2. Thermal limiting (shutdown) occurs at +150°C on the chip.

### Electrical Specifications at $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ , (See Block Diagram For Test Pin Reference)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Operating Voltage Range	$V_{CC}$	$V_{CC}$ Reference to $V_{SW}$	4	-	24	V
Sat. Voltage ( $V_{CC} - V_O$ ):	$V_{SAT}$	$I_O = -400\text{ mA}$ , $V_{SW} = 0V$ $V_{CC} = 16V$	-	-	0.5	V
Operating Load	$R_L$	$V_{CC} = 16V$ to $24V$	40	-	-	W
Overvolt, $T_{HD}$ (Increase $V_{CC}$ )	$V_{CC(THD)}$	$V_{SW} = 0V$ , $R_L = 1k\Omega$ ( $V_O$ goes Low)	25	-	40	V
Current Limiting	$I_O(I_{LM})$	$V_{CC} = 16V$ , $V_{SW} = 1V$	-	-	1.2	Amp
Control Current, Switch ON:		$V_{CC} = 16V$ , $V_{SW} = 0V$				
$I_{SW}$ (no load)		$I_O = 0\text{mA}$	-	-15	-	mA
$I_{SW}$ (max. load <sub>1</sub> )		$I_O = -400\text{mA}$	-	-22	-	mA
Control Current, Switch ON:		$V_{CC} = 24V$ , $I_O = -600\text{mA}$	-	-33	-	mA
$I_{SW}$ (max. load <sub>2</sub> )		$V_{SW} = 0V$				
Max. Control Current:		$R_L = 40\Omega$ , $V_{SW} = 1V$				
High $V_{CC}$ :	$I_{SW}$ (HI VCC)	$V_{CC} = 24V$	-50	-	-	mA
Low $V_{CC}$ :	$I_{SW}$ (LO VCC)	$V_{CC} = 7V$	-50	-	-	mA
Output Current Cutoff:		$V_O = 0V$ , $V_{CC} = 16V$				
$I_O$ (SWOFF1)		$V_{SW} = 16V$	-10	-	+100	$\mu\text{A}$
$I_O$ (SWOFF2)		$V_{SW} = 15V$	-100	-	+100	$\mu\text{A}$
Control Current, Switch OFF:		$V_O = \text{Open}$				
No Load:	$I_{SW}$ (HI VCC)	$V_{CC} = 24V$ , $V_{SW} = 23V$	-200	-	+50	$\mu\text{A}$
	$I_{SW}$ (LO VCC)	$V_{CC} = 7V$ , $V_{SW} = 6V$	-200	-	+50	$\mu\text{A}$




FIGURE 1. FUNCTION BLOCK DIAGRAM OF CA3273




FIGURE 2. TYPICAL APPLICATION WITH ZENER DIODE ( $\leq V_{CC} + 12V$ ) FOR INDUCTIVE SWITCHING PULSE OVER-VOLTAGE PROTECTION




FIGURE 3. TYPICAL LOADS

## Current Limiting Power Switch With Current Limiter Sense Flag

May 1992

### Features

- Drive-Current Limiting at Output
- Current-Sense Buffer and Reference
- 200mA Driver Current Capability
- Logic-Level Control Input
- Current Limiting Flag Output
- 50dB Minimum PSRR
- 5 $\mu$ S Typical Switch Time
- Separate Signal and Power Grounds

### Applications

- Solenoid Switch Driver
- Relay Driver
- Lamp Control Switch
- Ignition Coil Pre-Driver
- Constant Current Driver
- Current Limiting Switch
- Fault Output Sense Appliance
- Power Supply Fault Mode Control

### Description

The CA3274 is a controlled current switch and may be used in general purpose switching applications that require specified maximum levels of current. The functional block diagram of the CA3274 is shown and a typical application circuit is shown in Figure 1. An internal emitter follower has 200mA of source drive output capability. The Control Input is a Schmitt trigger buffer amplifier for noise immunity in the environments typical of industrial and automotive control systems.

Current sensing in the emitter circuit of a power-darlington output stage is fed back from a sampling resistor to the sense input of the CA3274 which has a 335mV typical offset. For the example shown in Figure 1, a sampling resistor of 0.056 ohm permits 6.0 amperes (0.335/0.056) of current in the emitter of the output driver. When the current limiter is activated, the flag output changes state conditionally. If the control input is the "0" state, the flag output will remain in a "1" state. If the control input is in the "1" state and the sense input is less than the voltage reference level of 335mV, the flag output will remain in the "1" state. If the control input is the "1" state and the sense input is equal to or greater than the 335mV reference level, the flag output goes to the "0" state. The output flag switch may be used to accurately establish dwell timing in automotive applications. When the control input goes to "0", the flag is reset to "1". Noise-immunity hold-off is used to prevent pre-triggering of the flag output and is noted as td in the timing diagram of Figure 2.


The flag output may be used for diagnostic feedback via the current sense input to detect a fault mode. In this case the sampled drive current is either from the emitter of the CA3274 internal power transistor or an external output amplifier, such as a darlington power transistor or power-FET output stage. The CA3274 has separate power and signal grounds to minimize transient-loop feedback to the input ground and thus prevent false triggering of the output. Optionally, the output from the CA3274 may be taken from the open collector (DRIVE IN) at pin 6. An external resistor at pin 6 may be used to set the level at which Q2 will saturate, providing additional limiting protection for the maximum forward-drive from the CA3274.

### Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
CA3274E	-40°C to +85°C	8 Lead Plastic DIP

### Pinout

8 LEAD DUAL-IN-LINE PLASTIC PACKAGE (E SUFFIX)  
TOP VIEW



Block Diagram





FIGURE 1. TYPICAL APPLICATION AS A POWER SWITCH PRE-DRIVER SWITCH

## Specifications CA3274

### Absolute Maximum Ratings

Operating Drive Supply, $V_{CC}$ ..... 16V Maximum Output Current, $I_O$ ..... 200mA Control, Sense Input ..... Gnd - 0.5V, $V_{CC} + 0.5V$ Signal, Power Differential Ground Voltage ..... $\pm 1V$ Power Dissipation, $P_D$ Up to 70°C ..... 630mW Above 70°C ..... Derate linearly at 7.7mW/°C	Operating Temperature Range ..... -40°C to +85°C Storage Temperature Range ..... -55°C to +150°C Lead Temperature (During Soldering) At distance $1/16"$ ( $1.59 \pm 0.79mm$ ) from case for 10s max ..... +250°C
---	---

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

### Electrical Specifications At $T_A = -40^\circ C$ to $+85^\circ C$ , Unless Otherwise Specified


PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Power Supply Current: S1 = 2	$I_{CCH}$	Control = High (Output On)	-	-	25	mA
	$I_{CCL}$	Control = Low (Output Off)	-	-	5	mA
Control Input: S1 = 3	$V_{thdH}$	Thd. Voltage, High	-	-	3.5	V
	$V_{thdL}$	Thd. Voltage, Low	0.9	-	-	V
	$V_{thdH} - V_{thdL}$	Hysteresis	0.4	0.65	2.0	V
	$I_{IL}$	Leakage, 0.0 to 5.5V	-20	-	+20	$\mu A$
Driver In, Out (Pin 6, 5): S1 = 3	$V_{sat}$	Output Saturation Voltage, $I_{CC1} = 200mA$ , $V_{CONTROL} = High$	-	-	0.5	V
	$I_{LEAK}$	Collector Output Leakage, $V_{CONTROL} = Low$	-	-	100	$\mu A$
Flag Output Low: S1 = 2	$V_{fsat}$	$V_{SENSE} = High$ , $I_{FLAG} = 3mA$	-	-	0.8	V
Flag Output High: S1 = 3	$V_{flak}$	Output Leakage, $V_{CC} = V_{FLAG} = 10V$	-	-	10	$\mu A$
Prop. Delay: S1 = 1	$t_{on}, t_{off}$	Control In to Drive Out	-	5	-	$\mu s$
	$t_{FLAG}$	Drive Off to Flag Off	-	10	-	$\mu s$
	$t_d$	Flag Delay from Control In	150	-	600	$\mu s$
Sense Input Thd. Level: S1 = 1	$V_{senthd}$		310	335	360	mV
Power Supply Rejection Ratio	PSSR		50	-	-	dB

#### NOTES:

1. Refer to Figure 3 Test Diagram for electrical test connections.
2. Refer to Figure 2 Timing Diagram for logic switching and prop delay.
3. Unless otherwise specified:  $V_{CC} = V_{CC1} = V_{CC2} = 7$  to 10 volts;  
 $V_{SENSE} = "Low"$ ;  $V_{CONTROL} = "Low"$ ;  
 Control in levels are defined as "Low" equals 0.0V and "High" equals 5.0V.



# CA3274



\* For  $V_{CC} = 7V$  to  $10V$ ;  $t_{d^*}$  (MAX) =  $600\mu S$   
 if Control In = High, Sense In = High;  
 Pin 1, Flag Out can go low only if  $t_{SENSE} \geq t_{d^*}$

FIGURE 2. CA3274 TIMING DIAGRAM




FIGURE 3. CA3274 TEST CIRCUIT

May 1992

## Dual-H Driver

### Features

- Dual-H Drivers on One IC
- $\pm 150\text{mA}$  Maximum Current
- Logic Controlled Switching
- Direction Control
- PWM  $I_{OUT}$  Control
- 18V Over-Voltage Protection
- 300mA Short-Circuit Protection
- Nominal 10V to 16V Operation
- Internal Voltage Regulation With Bandgap Reference

### Applications

- Dual H-Switch For Air Core Gauge Instrumentation
- $\mu\text{P}$  Controlled Sensor Data Displays
- Speedometer Displays
- Tachometer Displays
- Stepper Motors
- Slave Position Indicators

### Description

The CA3275 Dual-H Driver is intended for general-purpose applications requiring Dual-H drive or switching, including direction and pulse-width modulation for position control. While all features of the IC may not be utilized or required, they would normally be used in instrumentation systems with quadrature coils, such as air-core gauges, where the coils would be driven at frequencies ranging from 200Hz to 400Hz. The coils are wrapped at 90° angles for independent direction control. Coils wound in this physical configuration are controlled by pulse width modulation, where each coil drive is a function of the sine or cosine versus degrees of movement. The direction control is used to change the direction of the current in the H-Driver coil.


The switch rate capability of the IC is typically 30kHz regardless of the inductive load. Over-current limiting is used to limit short circuit current. Over-voltage protection (in the range of 18V to 40V) causes the device to shut down the output current drive. Thermal shutdown limits power dissipation on the chip. The CA3275 is supplied in a 14 lead dual-in-line plastic package.

### Ordering Information


PART	TEMPERATURE	PACKAGE
CA3275E	-40°C to +85°C	14 Lead Plastic DIP

### Pinout

14 LEAD DUAL-IN-LINE PLASTIC PACKAGE (E SUFFIX)  
TOP VIEW



### Block Diagram



## Specifications CA3275

### Absolute Information (T<sub>C</sub> = +25°C) Unless Otherwise Specified

Operating V <sub>CC</sub> ..... 16V Transient V <sub>CC</sub> , 30 Seconds Maximum ..... 24V Peak V <sub>CC</sub> , 0.4 Seconds Maximum ..... 40V Maximum Continuous Output Current, ..... ±100mA Each Drive Maximum PWM Output Switching Current, ..... ±150mA Each Drive Power Dissipation, P <sub>D</sub> Up to +70°C ..... 750mW Above +70°C ..... Derate Linearly at 11.1mW/°C	Ambient Temperature Range Operating ..... -40°C to +85°C Storage ..... -55°C to +150°C Lead Temperature (During Soldering) ..... +265°C At distance 1/16 ± 1/32" (1.59 ± 0.79mm) from case for 10s max
--	--

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

### Electrical Specifications At T<sub>A</sub> = +25°C, V<sub>CC</sub> = 16V Unless Otherwise Specified

PARAMETERS	SYMBOL	LIMITS			UNITS
		MIN	TYP	MAX	
Operating Supply Voltage Range	V <sub>CC</sub>	8	-	16	V
Supply Current (Note 1)	I <sub>CC</sub>	-	8	20	mA
<b>INPUT LEVELS</b>					
Logic Input, Low Voltage	V <sub>IL</sub>	-	-	0.8	V
Logic Input, High Voltage	V <sub>IH</sub>	3.5	-	-	V
Logic Input, Low Current, V <sub>IL</sub> = 0V	I <sub>IL</sub>	-10	-	-	μA
Logic Input, High Current, V <sub>IH</sub> = 5V	I <sub>IH</sub>	-	-	10	μA
<b>OUTPUT: RLA = RLB = 138Ω</b>					
Maximum Source Saturated Voltage	V <sub>SAT</sub> - High	-	1.2	1.75	V
Maximum Sink Saturated Voltage	V <sub>SAT</sub> - Low	-	0.25	0.5	V
Differential V <sub>SAT</sub> Voltage, Both Outputs Saturated	Diff - V <sub>SAT</sub>	-	10	100	mV

### Switching Specifications

PARAMETERS	SYMBOL	LIMITS			UNITS
		MIN	TYP	MAX	
<b>SOURCE CURRENT (See Figure 3)</b>					
Turn-Off Delay	T <sub>SC-OFF</sub>	-	-	2	μs
Fall Time	T <sub>SC-F</sub>	-	-	2.2	μs
Turn-On Time	T <sub>SC-ON</sub>	-	-	1	μs
Rise Time	T <sub>SC-R</sub>	-	-	0.4	μs
<b>SINK CURRENT (See Figure 4)</b>					
Turn-Off Delay	T <sub>SCK-OFF</sub>	-	-	1.6	μs
Fall Time	T <sub>SCK-F</sub>	-	-	0.4	μs
Turn-On Time	T <sub>SCK-ON</sub>	-	-	0.6	μs
Rise Time	T <sub>SCK-R</sub>	-	-	0.2	μs

**NOTE:**

1. No load, PWMA = PWMB = 5V, DIR A = DIR B = 0V

CA3275




FIGURE 1. CA3275 DUAL-H DRIVER SCHEMATIC




FIGURE 2. QUADRATURE STEP-MOTOR APPLICATION SCHEMATIC




FIGURE 3. SOURCE SWITCHING TEST CIRCUIT AND VOLTAGE WAVEFORMS




FIGURE 4. SINK SWITCHING TEST CIRCUIT AND VOLTAGE WAVEFORMS

PRELIMINARY

CMOS Octal Serial Solenoid Driver

May 1992

### Features

- Eight Open Collector Drivers
- Capable of 1A Per Output
- Capable of 0.5A All Outputs "ON"
- Transient Protection
- Current Limiting
- Individual Output Latch
- Individual Fault Unlatch & Feedback
- Common Reset Line
- Operating Temperature Range . . . . . -40°C to +125°C
- High Voltage Power BiMOS

### Applications

- Logic &  $\mu$ P Controlled Drivers
- Solenoids, Relays & Lamp Drivers
- Automotive & Industrial Systems
- Robotic Controls


### Description

The CA3282 is a logic controlled, eight channel octal serial solenoid driver. The serial peripheral interface (SPI) utilized by the CA3282 is a serial synchronous bus compatible with Harris CDP68HC05, or equivalent, microcomputers. The functional diagram for the CA3282 is shown in Figure 1. Each of the open collector output drivers has individual protection for over voltage and over current; each output channel has separate output latch control. Under normal ON conditions, each output driver is in a low, saturation state. Comparators in the diagnostic circuitry monitor the output drivers to determine if an out of saturation condition exists. If a comparator senses a fault, the respective output driver is unlatched. In addition, over current protection is provided with current limiting in each output, independent of the diagnostic feedback loop.

The CA3282 is fabricated in a Power BiMOS IC process, and is intended for use in automotive and other applications having a wide range of temperature and electrical stress conditions. It is particularly suited for driving lamps, relays, and solenoids in applications where low operating power, high breakdown voltage, and high output current at high temperatures is required.

The CA3282 is supplied in 15 lead Power SIP package with lead forms for either vertical or surface mount.

### Pinout



### Block Diagram




FIGURE 1. BLOCK DIAGRAM OF THE CA3282 OCTAL DRIVER WITH SPI (SERIAL PERIPHERAL INTERFACE) BUS

### Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE & LEAD FORM
CA3282AS1	-40°C to +125°C	15 Pin Plastic SIP Staggered Vertical
CA3282AS2	-40°C to +125°C	15 Pin Plastic SIP Surface Mount

# Specifications CA3282

## Absolute Maximum Ratings

DC Logic Supply,  $V_{DD}$  ..... -0.7V to +7.0V  
 Output Voltage,  $V_O$  ..... -0.7V to 40V  
 Output Current,  $I_{LOAD}$  ..... 1A Max  
 Input Voltage,  $V_{IN}$  ..... 7V Max  
 Operating Temperature Range ..... -40°C to +150°C  
 Storage Temperature Range ( $T_{sig}$ ) ..... -55°C to +150°C

## Thermal Characteristics

Thermal Resistance Junction-Case,  $\theta_{JC}$  ..... +3°C/W Max  
 Thermal Resistance Junction-Ambient,  $\theta_{JA}$  ..... +35°C/W Max  
 Lead Temperature (During Soldering):  
 At distance  $1/16 \pm 1/32$  In. (1.59 ± 0.79mm)  
 from case for 10s max ..... +265°C

## Electrical Specifications $V_{DD} = -5V \pm 5\%$ , $T_j = -40^\circ\text{C}$ to $+125^\circ\text{C}$ ; Unless Otherwise Specified.

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Quiescent Supply Current	$I_{DD}$	All Outputs ON, 0.5A Load Per Output		5	10	mA
Output Clamping Voltage	$V_{OC}$	$I_{LOAD} = 0.5A$ , Output Programmed OFF	30	32	40	V
Output Clamping Energy	$E_{OC}$	$I_{LOAD} = 0.5A$ , Output ON	20			mJ
Output Leakage Current	$I_{O\ LEAK}$	Output Programmed OFF				
		$V_O = 24V$		150	1000	$\mu A$
		$V_O = 14V$		150	500	$\mu A$
		$V_O = 5V$		150	200	$\mu A$
Output Saturation Voltage	$V_{SAT}$	Output Programmed ON				
		$I_{LOAD} = 0.5A$		0.3	0.5	V
		$I_{LOAD} = 0.75A$		0.4	1.25	V
		$I_{LOAD} = 1.0A$		0.6	2.0	V
Output Current Limit	$I_{O\ LIMIT}$	Output Programmed ON, $V_{OUT} > 3V$	1.05	1.5		A
Turn-On Delay	$t_{PHL}$	$I_O = 500\text{ mA}$ , No Reactive Load		1	10	$\mu s$
Turn-Off Delay	$t_{PLH}$	$I_O = 500\text{ mA}$ , No Reactive Load		2	10	$\mu s$
Fault Reference Voltage	$V_{O\ REF}$	Output Programmed ON, Fault Detected If $V_O > V_{O\ REF}$	1.6	1.8	2.0	V
Fault Reset Delay (After $\overline{CE}$ Low to High Transition)	$t_{UD}$	See Figure 2	TBD	65	250	$\mu s$
Output OFF Voltage	$V_{OFF}$	Output Programmed OFF, Output Pin Floating		0	1	V
LOGIC INPUTS (MOSI, $\overline{CE}$ , SCK and $\overline{RESET}$ )						
Threshold Voltage at Falling Edge	$V_{T-}$	$V_{DD} = 5V \pm 10\%$	$0.2V_{DD}$	$0.3V_{DD}$		V
Threshold Voltage at Rising Edge	$V_{T+}$	$V_{DD} = 5V \pm 10\%$		$0.6V_{DD}$	$0.7V_{DD}$	V
Hysteresis Voltage	$V_H$	$V_{T+} - V_{T-}$	0.85	1.4	2.25	V
Input Current	$I_I$	$V_{DD} = 5.5V$ , $0 < V_I < V_{DD}$	-10		+10	$\mu A$
Input Capacitance	$C_I$	$0 < V_I < V_{DD}$			20	pF
LOGIC OUTPUT (MISO)						
Output LOW Voltage	$V_{OL}$	$I_{OL} = 1.6\text{ mA}$		0.2	0.4	V
Output HIGH Voltage	$V_{OH}$	$I_{OL} = 0.8\text{ mA}$	$V_{DD} - 1.3V$	$V_{DD} - 0.2V$		V
Output Tristate Leakage Current	$I_{OL}$	$V_{DD} = 5.25V$ , $0 < V_O < V_{DD}$ , $\overline{CE}$ Pin Held High	-10		+10	$\mu A$
Output Capacitance	$C_{OUT}$	$0 < V_O < V_{DD}$ , $\overline{CE}$ Pin Held High			20	pF

**11**  
POWER DRIVERS AND SWITCHES



# Specifications CA3282

## Serial Peripheral Interface Timing (See Figure 2)

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Operating Frequency	$f_{OPER}$		D.C.	Note 1	1.0	MHz
Cycle Time	(1) $t_{CYC}$		1.0	0.1		$\mu$ s
Enable Lead Time	(2) $t_{LEAD}$			<100	1000	ns
Enable Lag Time	(3) $t_{LAG}$			<100	1000	ns
Clock HIGH Time	(4) $t_{WCKH}$		410	50		ns
Clock LOW Time	(5) $t_{WCKL}$		410	50		ns
Data Setup Time	(6) $t_{SU}$		150	20		ns
Data Hold Time	(7) $t_H$		150	20		ns
Enable Time	(8) $t_{EN}$			50	1000	ns
Disable Time	(9) $t_{DIS}$			150	1000	ns
Data Valid Time	(10) $t_V$			75	360	ns
Output Data Hold Time	(11) $t_{HO}$		0	50		ns
Rise Time (MISO Output)	(12) $t_{rSO}$	$V_{DD} = 20\%$ to $70\%$ , $C_L = 200$ pF		35	150	ns
Rise Time SPI Inputs (SCK, MOSI, $\overline{CE}$ )	(12) $t_{rSI}$	$V_{DD} = 20\%$ to $70\%$ , $C_L = 200$ pF			90	ns
Fall Time (MISO Output)	(13) $t_{fSO}$	$V_{DD} = 20\%$ to $70\%$ , $C_L = 200$ pF		45	150	ns
Fall Time SPI Inputs (SCK, MOSI, $\overline{CE}$ )	(13) $t_{fSI}$	$V_{DD} = 20\%$ to $70\%$ , $C_L = 200$ pF			90	ns

**NOTE:**

- Operating Frequency is typically greater than 10MHz but it is application limited primarily by external SPI input rise/fall times and MISO output loading.





## Signal Descriptions

**Output 0 - Output 7 - Power Output Drivers.** The input and output bits corresponding to Output 0 thru Output 7 are transmitted and received most significant bit (MSB) first via the SPI bus. The outputs are provided with current limiting and voltage sense functions for fault indication and protection. The nominal load current for these outputs is 500mA, with current limiting set to a minimum of 1.05A. An on chip clamp circuit capable of handling 500mA is provided at each output for clamping inductive loads.

**RESET** - Active low reset input. When this input line is low, the shift register and output latches are configured to turn off all output drivers. A power on clear function may be implemented by connecting this pin to  $V_{DD}$  with an external resistor, and to  $V_{SS}$  with an external capacitor. In any case, this pin must not be left floating.

**CE** - Active low chip enable. Data is transferred from the shift register to the outputs on the rising edge of this signal. The falling edge of  $\overline{CE}$  loads the shift register with the output voltage sense bits coming from the output stages. The output driver for the MISO pin is enabled when this pin is low.  $\overline{CE}$  must be a logic low prior to the first serial clock (SCK) and must remain low until after the last (eighth) serial clock cycle. A low level on  $\overline{CE}$  also activates an internal disable circuit used for unlatching output states that are in a fault mode as sensed by an out of saturation condition. A high on  $\overline{CE}$  forces MISO to a high impedance state. Also, when  $\overline{CE}$  is high, the octal driver ignores the SCK and MOSI signals.

**SCK, MISO, MOSI** - See Serial Peripheral Interface (SPI) section in this data sheet.

**$V_{DD}$  and  $V_{SS}$**  - Positive and negative power supply lines.

### Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) utilized by the CA3282 is a serial synchronous bus for control and data transfers. The clock (SCK), which is generated by the microcomputer, is active only during data transfers. In systems using CDP68HC05 family microcomputers, the inactive clock polarity is determined by the CPOL bit in the microcomputer's control register. The CPOL bit is used in conjunction with the clock phase bit, CPHA to produce the desired clock data relationship between the microcomputer and octal driver. The CPHA bit in general selects the clock edge which captures data and allows it to change states. For the CA3282, the CPOL bit must be set to a logic zero and the CPHA bit to a logic one. Configured in this manner, MISO (output) data will appear with every rising edge of SCK, and MOSI (input) data will be latched into the shift register with every falling edge of SCK. Also, the steady state value of the inactive serial clock, SCK, will be at a low level. Timing diagrams for the serial peripheral interface are shown in Figure 2.

### SPI Signal Descriptions

**MOSI (Master Out/Slave In)** - Serial data input. Data bytes are shifted in at this pin, most significant bit (MSB) first. The data is passed directly to the shift register which in turn con-

trols the latches and output drivers. A logic "0" on this pin will program the corresponding output to be ON, and a logic "1" will turn it OFF.

**MISO (Master In/ Slave Out)** - Serial data output. Data bytes are shifted out at this pin, most significant bit (MSB) first. This pin is the serial output from the shift register and is tri stated when CE is high. A high for a data bit on this pin indicates that the corresponding output is high. A low on this pin for a data bit indicates that the output is low. Comparing the serial output bits with the previous input bits, the microcomputer implements the diagnostic data supplied by the CA3282.

**SCK** - Serial clock input. This signal clocks the shift register. New MISO (output) data will appear on every rising edge of SCK and new MOSI (input) data will be latched into the shift register on every falling edge of SCK. The SCK phase bit, CPHA, and polarity bit, CPOL, must be set to 1 and 0, respectively in the microcomputer's control register.

## Functional Description

The CA3282 is a low operating power, high voltage, high current, octal, serial solenoid driver featuring eight channels of open collector drivers. The drivers have low saturation voltage and output short circuit protection, suitable for driving resistive or inductive loads such as lamps, relays and solenoids. Data is transmitted to the device serially using the Serial Peripheral Interface (SPI) protocol. Each channel is independently controlled by an output latch and a common RESET line that disables all eight outputs. Byte timing with asynchronous reset is shown in Figure 3. The circuit receives 8 bit serial data by means of the serial input (MOSI), and stores this data in an internal register to control the output drivers. The serial output (MISO) provides 8 bit diagnostic data representing the voltage level at the driver output. This allows the microcomputer to diagnose the condition at the output drivers. The device is selected when the chip enable ( $\overline{CE}$ ) line is low. When  $\overline{CE}$  is high, the device is deselected and the serial output (MISO) is placed in a tri state mode. The device shifts serial data on the rising edge of the serial clock (SCK), and latches data on the falling edge. On the rising edge of chip enable ( $\overline{CE}$ ), new input data from the shift register is latched in the output drivers. The falling edge of chip enable ( $\overline{CE}$ ) transfers the output driver fault information back to the shift register. The output drivers have low ON voltage at rated current, and are monitored by a comparator for an out of saturation condition, in which case the output driver with the fault becomes unlatched and diagnostic data is sent to the microcomputer via the MISO line. A typical microcomputer interface circuit is shown in Figure 4. This circuit is also cascadable with another octal driver.

### Shift Register

The shift register has both serial and parallel inputs and outputs. Serial output and input data are simultaneously transferred to and from the SPI bus. The parallel outputs are latched into the output latch in the CA3282 at the end of a data transfer. The parallel inputs jam diagnostic data into the shift register at the beginning of a data transfer cycle.




FIGURE 3. BYTE TIMING WITH ASYNCHRONOUS RESET




FIGURE 4. TYPICAL MICROCOMPUTER INTERFACE WITH THE CA3282

### Output Latch

The output latch holds input data from the shift register which is used to activate the outputs. The latch circuit may be cleared by a fault condition (to protect the overloaded outputs), or by the RESET signal.

### Output Drivers

The output drivers provide an active low output of 500mA nominal with current limiting set to 1.05A to allow for high inrush currents. In addition, each output is provided with a voltage clamp circuit to limit inductive transients. Each output driver is also monitored by a comparator for an out of saturation condition. If the output voltage of an ON output pin exceeds the saturation voltage limit, a fault condition is assumed and the latch driving this output is reset, turning the output off. The output comparators, which also provide diagnostic feedback data to the shift register, contain an internal pulldown current which will cause the cell to indicate a low output voltage if the output is programmed OFF and the output pin is open circuited.

### $\overline{CE}$ High to Low Transition

When  $\overline{CE}$  is low, the tri-state MISO pin is enabled. On the falling edge of  $\overline{CE}$ , diagnostic data from the output voltage

comparators will be latched into the shift register. If an output is high, a logic one will be loaded into that bit in the shift register. If the output is low, a logic zero will be loaded. During the time that  $\overline{CE}$  is low, data bytes controlling the output drivers are shifted in at the MOSI pin most significant bit (MSB) first. A logic zero on this pin will program the corresponding output to be ON, and a logic one will turn it OFF

### $\overline{CE}$ Low to High Transition

When the last data bit has been shifted into the CA3282, the  $\overline{CE}$  pin should be pulled high. At the rising edge of  $\overline{CE}$ , shift register data is latched into the output latch and the outputs are activated with the new data. An internal 150msec delay timer will start at this rising edge to compensate for high inrush currents in lamps and inductive loads. During this period, the outputs will be protected only by the analog current limiting circuits since resetting of the output latches by fault conditions will be inhibited during this time. This allows the device to handle inrush currents immediately after turn on. When the 150msec delay has elapsed, the out-put voltages are sensed by the comparators and any out of saturation outputs are latched off. The serial clock input pin (SCK) should be low during  $\overline{CE}$  transitions to avoid false clocking of the shift register. The SCK input is gated by  $\overline{CE}$  so that the SCK input is ignored when  $\overline{CE}$  is high.

### Detecting Fault Conditions

Fault conditions may be checked as follows. Clock in a new control byte and wait approximately 150msec to allow the outputs to settle. Clock in the same control byte and note the diagnostic data output at the MISO pin. The diagnostic bits should be identical to the data clocked in. Any differences will indicate a fault at the corresponding outputs. For example, if an output was programmed ON by clocking in a zero, and the corresponding diagnostic bit for that output is a one, indicating the driver output is still high, then a short circuit or overload condition may have caused the output to unlatch. Alternatively, if the output was programmed OFF by clocking in one, and the diagnostic bit for that output shows a zero, then the probable cause is an open circuit resulting in a floating output.





FIGURE 5. CA3282 TYPICAL OUTPUT DRIVER vs V<sub>SAT</sub>

## ADVANCED INFORMATION

May 1992

## Quad-Gated Inverting Power Driver With Fault Mode Diagnostic Flag Output

### Features

- Load Current Switch ..... 600mA
- Suitable for Resistive or Inductive Loads
- Fault Mode Diagnostic Flag Output
- Over-Voltage Zener Clamp
- Independent Over-Current Limiting
- Independent Over-Temperature Shutdown
- Temperature Shutdown Hysteresis
- Operating Temperature ..... -40°C to +125°C
- High Dissipation Power-Frame Package
- 5 Volt CMOS or TTL Input Logic

### Applications

- Drivers For:
  - Solenoids
  - Relays
  - Power Output
  - Lamps
  - Injectors
  - Steppers
  - Motors
  - Displays
- System Use:
  - Automobiles
  - Appliances
  - Industrial
  - Robotics


### Description

The CA3292 quad-power NAND driver contains four NAND-gate switches for interfacing low-level logic to inductive and resistive loads such as: relays, solenoids, AC and DC motors, heaters and incandescent displays. The CA3292 is similar to the CA3272, except for zener diode over-voltage clamp protection on each output. Each output is protected for current limiting, over-temperature shutdown and has diagnostic feedback to indicate fault conditions.


The FAULT DETECTOR block diagram of the CA3292 is shown in Figure 1 in an equivalent logic form while the function block diagram with all four switches is shown in Figure 2. Channel A is one of the 4 power switching functions displayed in the FAULT DETECTOR diagram. Transistor  $Q_A$  is the protected power transistor switch that drives the "OUT A" terminal. The dotted block outlines the logic block associated with the FAULT DETECTOR. The ENABLE input is common to each of the 4 power switches and, when low, disables the FAULT output. From the "IN A" input to the "OUT A" output, the switch condition is inverting (NAND). When IN is high, OUT is low and the switch is conducting. The FAULT DETECTOR senses the IN and OUT states and switches  $Q_F$  "ON" if a fault is detected. When a fault is detected, transistor  $Q_F$  activates a sink current source to pull-down the FAULT pin to a 0 (low) state. Both shorted and open load conditions are detected.

### Pinout

PLASTIC 28-LEADED PLASTIC LEADED CHIP CARRIER  
(JEDEC MO-047AB)  
(Q SUFFIX)



### Block Diagram



### Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
CA3292Q	-40°C +125°C	28 Lead PLCC





FIGURE 1. FUNCTIONAL BLOCK DIAGRAM OF THE CA3292 FAULT DETECTOR



\*INPUT AND ENABLE PULLDOWN SOURCES FORCE OUTPUT TURN-OFF FOR ALL UNDETERMINATED INPUTS

FIGURE 3. SCHEMATIC OF ONE INPUT STAGE




FIGURE 2. CA3292 FUNCTIONAL BLOCK DIAGRAM SHOWING ALL OUTPUTS

TRUTH TABLE

ENABLE	IN	OUT
H	H	L
H	L	H
L	DON'T CARE	H

FAULT LOGIC TABLE

IN	OUT	FAULT	MODE
H	L	H	NORMAL
H	H	L	Over current or over temperature or output short to power supply
L	H	H	Normal

# Specifications CA3292

## Absolute Maximum Ratings

Logic Input Supply Voltage,  $V_{CC}$  ..... +7.0V  
 Logic Input Voltage,  $V_{IN}$  ..... 15V  
 Output Voltage,  $V_{CLAMP}$  ..... (Note1)  
 Output Sustaining Voltage,  $V_{CE(SUS)}$  ..... (Note1)  
 Output Current,  $I_O$  ..... 1.6A  
 Power Dissipation:  
 Up to 85°C ..... 1.5W  
 Above 85°C ..... Derate Linearly at 23mW/°C  
 Above 105°C w/heat sink (PC Board) . Derate Linearly at 33mW/°C  
 Up to 125°C w/heat sink (PC Board) ..... 1.0W  
 Above 125°C w/ heat sink (PC Board) . Derate Linearly at 33mW/°C

Ambient Temperature Range:  
 Operating Temperature Range ..... -40°C to +125°C  
 Storage Temperature Range ..... -55°C to +150°C  
 Maximum Junction Temperature,  $T_J$  ..... +150°C  
 Maximum Thermal Resistance:  
 Junction-to-Air,  $R_{\theta JA}$  ..... 43°C/W  
 Lead Temperature (During Soldering):  
 At distance  $1/16 \pm 1/32$  in. (1.59 ± 0.79 mm) from  
 case for 10s max. .... 265 °C

**NOTE:**

- The output voltage level is limited by the clamping action of the internal zener diode. See the clamp voltage limits specified in the electrical characteristics table.

**Electrical Specifications** At  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.5\text{V}$  Except as Noted.

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Output Leakage Current	$I_{CEX}$	$V_{CE} 24\text{V}, V_{ENABLE} = 0.8\text{V}$			100	$\mu\text{A}$
Output Clamp Voltage	$V_{CLAMP}$	$I_{CE} = 300\mu\text{A}$	28		40	
COLLECTOR EMITTER SATURATION VOLTAGE:	$V_{CE(SAT)}$	$I_C = 400\text{mA}, V_{IN} 2\text{V}, V_{CC} = 4.75\text{V}, T_A = +125^\circ\text{C}$			0.4	V
		$I_C = 500\text{mA}, V_{IN} 2\text{V}, V_{CC} = 4.75\text{V}, T_A = +25^\circ\text{C}$			0.5	V
		$I_C = 600\text{mA}, V_{IN} 2\text{V}, V_{CC} = 4.75\text{V}, T_A = -40^\circ\text{C}$			0.6	V
<b>LOGIC INPUT THRESHOLDS:</b>						
Input Low Voltage	$V_{IL}$				0.8	V
Input High Voltage	$V_{IH}$		2.0			V
Input Low Current	$I_{IL}$	$V_{IN} = 0.8\text{V}$	10		60	$\mu\text{A}$
Input High Current	$I_{IH}$	$V_{IN} = 5.5\text{V}, V_{ENABLE} = 5.5\text{V}$	10		60	$\mu\text{A}$
<b>SUPPLY CURRENT:</b>						
All Outputs ON	$I_{CC(ON)}$	$I_{OUT(A,B,C,D)} = 250\text{mA}, V_{IN} = 2\text{V}, V_{ENABLE} = 5.5\text{V}$			60	mA
All Outputs OFF	$I_{CC(OFF)}$				10	mA
Turn-On Delay	$t_{PHL}, t_{PLH}$				10	$\mu\text{s}$
Over-Current Limiting for each Output (Note 1)		$V_{OUT} = 4.5\text{V to } 24.5\text{V}, R_L = (\text{Min.}) = 4\Omega$	0.7		1.6	A
<b>FAULT OUTPUT, <math>I_{LOAD} = 30\mu\text{A}</math>:</b>						
Output Low Current	$I_{OL}$		40		80	$\mu\text{A}$
Output High Current	$I_{OH}$				2	$\mu\text{A}$
Output Low Voltage	$V_{OL}$	$I_{OL} = 30\mu\text{A}$			0.4	V
<b>Output Sense Thresholds:</b>						
Output High Threshold	$V_{HT}$	$V_{IN} = 2.0\text{V (Min.)}$	3		5.5	V
Output Low Threshold	$V_{LT}$	$V_{IN} = 0.8\text{V (Max.)}$	3		5.5	V
<b>OVER-TEMPERATURE SHUTDOWN (DESIGN PARAMETER):</b>						
Typical Junction Temperature at Thermal Shutdown				165		°C

**NOTE:**

- With voltage on the collector of the output transistor as indicated ( $V_{OUT} = 4.5\text{V to } 24.5\text{V}$ ) and with that output transistor switched "ON", the current will increase to a limiting value which will be a value of 0.7A, minimum. That output will shortly thereafter (~5 ms) go into Over-Temperature shutdown. (Excessive dissipation during thermal shutdown may damage the chip.)

## ADVANCE INFORMATION

May 1992

## Quad Inverting Power Driver With Diagnostic Interface

### Features

- Low Side Power MOSFET Output Drivers
- Output Driver Protection:
  - Over-Current Shutdown
  - Over-Temperature Shutdown
  - Over-Voltage Internal Clamp
- Load Currents Switching Capability with All Outputs ON:
  - HIP0081 ..... 1 Amp Each
  - HIP0080 ..... 0.5 Amp Each
- Regulated 5V Logic Interface
- 5 Volt CMOS Inputs logic
- Fault Mode Output for Shorts, Opens & Over-Temperature
- 16 Bit Serial Diagnostic Register
- SPI Bus Compatible Data Readout
- 3°C/W - 15 Lead Power SIP Package
- -40°C to +125°C Operating Temperature

### Applications

- |                |               |
|----------------|---------------|
| • Drivers For: | • System Use: |
| - Solenoids    | - Automotive  |
| - Relays       | - Appliances  |
| - Power Output | - Industrial  |
| - Lamps        | - Robotics    |
| - Injectors    |               |
| - Steppers     |               |
| - Motors       |               |
| - Displays     |               |

### Description

The HIP0080/0081 Quad Power Drivers contain four individually protected NDMOS power output transistor switches to drive inductive and resistive loads such as: relays, solenoids, injection drivers, AC and DC motors, heaters and incandescent displays. The 4 Power Drivers are low-side switches driven by CMOS logic input control stages. The output drivers are protected against over-current, over-temperature and over-voltage. An internal drain-to-gate zener diode provides the clamping protection for over-voltage. Diagnostic circuits provide ground short, supply short, open load and thermal overload detection for each of the 4 output stages. Each of the 4 input drivers and their respective diagnostic filters are controlled by one ENABLE input.


The inputs are CMOS logic compatible and individually control the output drivers with an active high state for turn-on. All other control inputs are active high with the exception of the Chip Select ( $\overline{CS}$ ) which is active low. The DATAIN and DATAOUT are positive logic and the Clock (CLK) input for the Serial Interface is active on the rising edge of the CLK pulse. All inputs include a nominal level of hysteresis. IN1, IN2, IN3, IN4 and ENABLE have pull-down resistors of approximately 100k $\Omega$ . This switches off any channel that has an unterminated input.

### Ordering Information


PART NUMBER	TEMPERATURE RANGE	PACKAGE & LEAD FORM
HIP0081AS1	-40°C to +125°C	15 Pin Plastic SIP Staggered Vert.
HIP0081AS2	-40°C to +125°C	15 Pin Plastic SIP Surface Mount
HIP0080AM	-40°C to +125°C	28 Pin PLCC

### Pinouts

15 LEAD PLASTIC SIP  
TOP VIEW



28 LEAD PLCC  
TOP VIEW



## Specifications HIP0080, HIP0081

### Absolute Maximum Ratings

Supply Voltage, $V_{CC}$ .....	-16V to 45V	Thermal Resistance .....	$\theta_{ja}$	$\theta_{jc}$
Output Voltage $V_O$ .....	-0.5 to $V_{CLAMP}$	HIP0080, HIP0081 .....	35°C/W	3°C/W
Input Voltage, $V_{IN}$ .....	-0.5V to 7V	Lead Temperature (During Soldering)		
Output Current, $I_{OUT}$ .....	-2A to +3A	At distance $1/16 \pm 1/32$ " (1.59 ± 0.79mm) from		
Operating Temperature Range .....	-40°C to +125°C	case for 10s max .....		+265°C
Operating Junction Temperature Range .....	-40°C to +150°C			
Storage Temperature Range, $T_{STG}$ .....	-55°C to +150°C			

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### Electrical Specifications $V_{CC} = 5.5$ to $25V \pm 5\%$ , $T_A = -40^\circ C$ to $+125^\circ C$ ; Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS						UNITS
			HIP0080			HIP0081			
			MIN	TYP	MAX	MIN	TYP	MAX	
<b>POWER OUTPUTS:</b>									
Output ON Resistance	$R_{ON}$	$V_{CC}$ 10 to 25V, $I_{OUT} = 1A$ $V_{CC}$ 5.5 to 10V, $I_{OUT} = 0.7A$	-	-	1.0 2.0	-	-	0.5 1.0	$\Omega$ $\Omega$
Output Over-Voltage Clamp Range	$V_{CLAMP}$	Output Programmed OFF	27	-	43	73	-	85	V
Output Short Prot. Current Range	$I_{SC}$		1.5	-	2.1	3	-	4.1	A
Output Short Circuit Det. Delay	$t_{SCDLY}$		-	6	-	-	6	-	$\mu s$
Output ON-OFF Voltage Ramp Rate		(Resistive load)	-	10	-	-	10	-	V/ $\mu s$
Turn-On Delay	$t_{PHL}$	$V_{CC} = 14V$ , $R_{LOAD} = 14\Omega$	-	-	8	-	-	8	$\mu s$
Turn-Off Delay	$t_{PLH}$	$V_{CC} = 14V$ , $R_{LOAD} = 14\Omega$	-	-	8	-	-	8	$\mu s$
<b>SUPPLY:</b>									
Power Supply Current	$I_{CC}$		-	20	-	-	20	-	mA
Power Supply Reset Active	$V_{CC\_RST}$		3	-	4	3	-	4	V
Shut-Down Current Mode	$I_{SHTDN}$	Enable LOW	-	20	-	-	N/A	-	$\mu A$
<b>INPUTS:</b>									
Low-Level Input Voltage	$V_{IL}$		-	-	1	-	-	1	V
High-Level Input Voltage	$V_{IH}$		3.5	-	-	3.5	-	-	V
Input Hysteresis Threshold	$V_{IN\_HYS}$		0.85	-	2.25	0.85	-	2.25	V
Input Pull-Down Resistance	$R_{pd}$		-	100k	-	-	100k	-	$\Omega$
<b>DATAOUT:</b>									
Tristate Leakage Current	$I_{DO\_LEAK}$		-10	-	10	-10	-	10	$\mu A$
Logic High Output Voltage	$V_{OH}$	$I_{OH} = 1.6$ mA	3.7	-	-	3.7	-	-	V
Unloaded Max. DATAOUT	$V_{HIGH}$	No Load	-	-	5	-	-	5	V
Logic Low Output Voltage	$V_{OL}$	$I_{OH} = -1.6$ mA	-	-	0.4	-	-	0.4	V
Oscillator Frequency	$f_{OSC}$		-	500	-	-	500	-	kHz
Serial Interface Clock Freq.	$f_{CLK}$		-	-	2	-	-	2	MHz
<b>DIAGNOSTIC &amp; PROTECTION:</b>									
Over-Temperature Shutdown Threshold			150	-	-	150	-	-	$^\circ C$
Shutdown Temp. Hysteresis			-	15	-	-	15	-	$^\circ C$
Output Short-to-Gnd Thd			-	.24x $V_{CC}$	-	-	.24x $V_{CC}$	-	V
Short-to-Gnd Hysteresis			-	.02x $V_{CC}$	-	-	.02x $V_{CC}$	-	V
Open-Load Resistance for No-Load Warning			10	-	20	10	-	20	k $\Omega$
Filter Delay Time for O.L. or Short-to-Gnd			-	12	-	-	12	-	$\mu s$



**Overview**

As shown in the Functional Block Diagram, each output stage has voltage and temperature sensors with comparators and delay filters. Four bits of diagnostic information is provided as feedback from each of the four stages. The diagnostic data for all outputs is converted to a serial sequence of 16 bits which is output to a diagnostic register. The data may be read when the Chip Select,  $\overline{CS}$  is low and the Clock, CLK transitions positive. With  $\overline{CS}$  low, the CLK clock input synchronously shifts the register data while new data is shifted in from the DATAIN input. After 16 clocks, the DATAIN information is shifted to the DATAOUT output. The diagnostic register is cleared after the falling edge of  $\overline{CS}$  to allow new diagnostic data to be stored while the existing serial data is read. Figure 2 shows a complete functional signal flow diagram. In each switching channel, the diagnostic sense circuits set 1 bit in the diagnostic register for each of the 4 diagnostics fault conditions as follows:

**Bit 1** - indicates a thermal overload when the sensed junction temperature of the output is greater than 150°C. When over-temperature is sensed, the sensor output directly gates-off the drive to the power output and the respective fault bit is set in the diagnostic register. When the chip is sufficiently cooled, the output is gated-on if the input remains ON.

**Bit 2** - indicates the fault condition for an output-to-supply short (shorted load). A small value of resistance (~0.01Ω) in the source-to-ground line of the output stage is used to sense the output short. A comparator senses the voltage level and filters the output to provide an input to the control stage and to the diagnostic register. The control state directly shuts down the

output when an over-current condition is sensed. Under this condition of fault, the input driver is latched off. To restore the output drive, the short must be removed and the input toggled OFF and then ON.


**Bit 3** - indicates the condition of an output to ground short. Each output stage has drain-to-supply ( $V_{CC1}$ ) and drain-to-ground pull-up and pull-down resistors of approximately 10kΩ to sense this condition. When the output is off and the sense level is low, an output-to-ground short is detected by the comparator.

**Bit 4** - indicates the condition of an open load on the output. The same divider noted above is used to set the output level. If the sense level is at or near the mid-range of the voltage supply,  $V_{CC1}$  when the output is in the off condition, a no-load condition is detected.

For normal operating conditions, a Reset turns off all outputs when the  $V_{CC}$  level drops below 3.5 volts. The internal bandgap and bias supply function includes a 5V regulated supply for the low voltage signal and logic circuits.

Filters are used on the outputs of the fault sensing comparators to avoid the detection of short duration transient spikes. The on chip oscillator is used to clock an internal shift register in each filter. If the fault condition is longer than a preset number of clock cycles, the fault condition is recognized and the respective bit is set in the diagnostic register. No filter is used in the thermal-overload feedback circuit and the bit is set when thermal shutdown occurs.

**Functional Block Diagram**



**Serial Data Timing Information:**

The order or sequence of bits for the diagnostic register is as follows:

Switching Channel 1:

- 1 Over-temperature OT1
- 2 Short to Supply SB1
- 3 Short to Ground SG1
- 4 Open Load OI1

Switching Channel 2:

- 5 Over-temperature OT2
- 6 Short to Supply SB2
- 7 Short to Ground SG2
- 8 Open Load OI2

Switching Channel 3:

- 9 Over-temperature OT3
- 10 Short to Supply SB3
- 11 Short to Ground SG3
- 12 Open Load OI3

Switching Channel 4:

- 13 Over-temperature OT4
- 14 Short to Supply SB4
- 15 Short to Ground SG4
- 16 Open Load OI4

Referring to figure 1, the error bits are jammed from DI (DATAIN) to DO (DATAOUT) when enabled by  $\overline{CS}$  going low (active). The GATE is an internal control signal that goes high when  $\overline{CS}$  goes low. The CLK signal starts when activated to read the first diagnostic data bit (OT1). The first DO bit following the  $\overline{CS}$  low and GATE high is a fault error flag which goes high if any one of the 16 fault bits have been set HIGH. This Fault Flag data bit precedes the 16 fault bits and is ORed with the fault bits. In cascaded operation (See Fig 3), the DI input for the first of the selected chips should be tied to ground. When cascaded, the error flags are also cascaded. A fault condition is immediately evident without reading all bits. However, all bits must be read to determine on which chip the diagnostic bit has been set.

The diagnostic interfaces to the HIP0080 and HIP0081 are SPI compatible. The microcontroller is programmed to control the read and respond action based on the diagnostic readout. The Error Flag bit requires a separate input back to the microcontroller. When the CLK signal starts, the serial sequence starting with the first diagnostic bit (OT1) is input to the microcontroller.




FIGURE 1. DATA AND CLOCK TIMING




FIGURE 2. FUNCTIONAL SIGNAL FLOW DIAGRAM




FIGURE 3. CASCADED CHIP OPERATION TO READ DIAGNOSTIC DATA

## ADVANCE INFORMATION

May 1992

## 1A High Side Driver With Over-Load Protection

### Features

- Over Operating Range:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ 
  - 1V Max at 1A Saturation Voltage
  - 1A Current Switching Capability
  - 4.5V to 25V Power Supply Range
- Over-Voltage Shutdown Protected
- Over-Current Limiting
- Thermal Limiting Protection
- 80Vpk Load Dump
- Reverse Battery Protection

### Applications

- Motor Driver/Control
- Driver for Solenoids, Relays and Lamps
- MOSFET and IGBT Driver
- Driver for Temperature Controller

### Description

The HIP1030 is a Power Integrated Circuit designed as a High Side Driver to switch power to the output load. The functional block diagram for the HIP1030 is shown in Figure 1. It is the equivalent of a PNP pass transistor operated as a high side current switch in either the saturated ON mode or switched OFF. The HIP1030 is designed with internal circuitry to protect the pass transistor from being damaged by over stress conditions of current, voltage or temperature. It is particularly well suited for driving lamps, relays, and solenoids in automotive and industrial control applications where voltage and current over-load protection at high temperatures is required. The HIP1030 is supplied in a 5 lead TO-220 Power SIP package.

### Ordering Information


PART NUMBER	TEMPERATURE RANGE	PACKAGE AND LEAD FORM
HIP1030AS	$-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	5 Pin Plastic SIP (5 Lead TO-220)

### Pinout

 TO-220 5 LEAD  
 TOP VIEW


TAB (GND) INTERNALLY CONNECTED TO PIN 3

### Functional Block Diagram



## Specifications HIP1030

### Absolute Maximum Ratings


Continuous Supply Voltage .....	25V	Thermal Resistance ( $\theta_{jc}$ ) .....	4°C/W
Input Voltage, $V_{IN}$ .....	-1V to +7V	Junction Temperature .....	150°C
Load Current, $I_{OUT}$ .....	Internally Limiting 1.4A	Ambient Operating Temperature .....	-40°C to +125°C
Load Dump (Survival) .....	$\pm 80Vpk$	Storage Temperature .....	-40°C to +150°C
		Lead Temperature (Soldering 10s max) .....	265°C

NOTE:  $P_d = (V_{CC} - V_{OUT})(I_{OUT}) + (V_{CC})(I_{GND})$   
 $T_j = T_A + (P_d)(\text{Thermal Resistance})$

### Electrical Specifications $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ , $V_{IN} = 2V$ ; $I_{OUT} = 0.5A$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Operating Voltage Range	$V_{CC}$		4.5	-	24	V
Over-Voltage Shutdown	$V_{OVSD}$		26	-	36	V
Over-Temperature Limiting	$T_{LIMIT}$		-	150	-	°C
Negative Pulse Output Clamp Voltage	$V_{CLAMP}$		$V_{CC}$	-	$V_{CC} - 28$	V
Input Bias Current	$I_{IN}$	$V_{IN} = 0.8V$	-	-	30	$\mu A$
Input Control OFF	$V_{IL}$		-	-	0.8	V
Input Control ON	$V_{IH}$		2.0	-	-	V
Short Circuit Current Limiting	$I_{SC}$		-1.4	-	-3.0	A
Supply Current - Full Load	$I_{CCMax}$	$I_{OUT} = 1A$	-	-	1.1	A
Supply Current - No Load	$I_{QUIESCENT}$	$V_{IN} = 0V$ ; $I_{OUT} = 0A$ ; $V_{CC} = 12V$	-	-	100	$\mu A$
Output Saturation Voltage	$V_{SAT}$	$I_{OUT} = 1A$	-	-	100	$\mu A$
Output Leakage	$I_{OFF}$	$V_{IN} = 0.8V$	-50	-	-	$\mu A$

### Typical Application



## PRELIMINARY

May 1992

## Half-Bridge 500V<sub>DC</sub> Driver

### Features

- Maximum Rating ..... 500V
- Ability to Interface and Drive N-Channel Power Devices
- Floating Bootstrap Power Supply for Upper Rail Drive
- CMOS S4chmitt-Triggered Inputs with Hysteresis and Pull-Down
- 100kHz Operation
- Single Low Current Bias Supply Operation .... 7mA Typ
- Latch-up Immune CMOS Logic
- Peak Drive. .... Up to 2.0A
- Gate Drive Switching Time ..... < 150ns Typ

### Applications

- High Frequency Switch-Mode Power Supply
- Induction Heating and Welding
- Switch Mode Amplifiers
- AC and DC Motor Drives
- Electronic Lamp Ballasts
- Battery Chargers
- UPS Inverters


### Description

The HIP2500 is a high voltage integrated circuit (HVIC) optimized to drive MOS gated power devices in half-bridge topologies. It provides the necessary control for PWM motor drive, power supply, and UPS applications.


### Ordering Information

PART	TEMPERATURE	PACKAGE
HIP2500IP	-40°C to +85°C	14 Lead Plastic DIP

### Pinout



### Functional Block Diagram



## Specifications HIP2500

**Absolute Maximum Ratings** Full Temperature Range Unless Otherwise Noted, All Voltages Referenced to  $V_{SS}$  Unless Otherwise Noted.

Floating Supply Voltage, $V_B$ (Positive Terminal)	$V_S - 0.5V$ to $V_S + 16.5V$
Floating Supply Voltage, $V_S$ (Common Terminal)	500V
High Side Channel Output Voltage, $V_{HO}$	$-0.5V$ to $V_B + 0.5V$
Fixed Supply Voltage, $V_{CC}$	$-0.5V$ to $16.5V$
Low Side Channel Output Voltage, $V_{LO}$	$-0.5V$ to $V_{CC} + 0.5V$
Logic Supply Voltage, $V_{DD}$	$-0.5V$ to $16.5V$
Logic Input Voltage, $V_{IN}$ [HIN, LIN & SD (Shutdown)]	$-0.5V$ to $V_{DD} + 0.5V$

### Thermal Characteristics

Thermal Resistance, Junction-to-Ambient	$\theta_{ja}$
Plastic DIP Package	75°C/W
Maximum Package Power Dissipation at +85°C	
Plastic DIP Package	500mW
Maximum Junction Temperature Range	-40°C to +125°C
Storage Temperature Range, $T_S$	-40°C to +150°C
Operating Ambient Temperature Range, $T_A$	-40°C to +85°C

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

### Recommended DC Operating Conditions

Floating Supply Voltage, $V_B$ (Floating Terminal)	$V_S + 10V$ to $V_S + 15V$	Low Side Channel Output Voltage, $V_{LO}$	0V to $V_{CC}$
High Side Channel Output Voltage, $V_{HO}$ (With Respect to $V_S$ )	10V to $V_B$	Logic Supply Voltage, $V_{DD}$	4V to $V_{CC}$
Fixed Supply Voltage, $V_{CC}$	10V to 15V	Floating Supply Voltage, $V_S$ (Common Terminal)	-4.0V to 500V

**Electrical Specifications**  $V_{CC} = (V_B - V_S) = V_{DD} = 15V$ ,  $C_{OM} = V_{SS} = 0$  and  $T_A = +25^\circ C$ , Unless Otherwise Noted

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS					
Quiescent $V_{CC}$ Current	$I_{CC}$	-	1.4	1.7	mA
Quiescent $V_{BS}$ Current	$I_{BS}$	-	280	400	$\mu A$
Quiescent $V_{DD}$ Current	$I_{DD}$	-	0.1	1	$\mu A$
Logic Input Bias Current, $V_{IN} = V_{DD}$ (HIN, LIN, SD)	$I_{IN+}$	-	12	20	$\mu A$
Logic Input Leakage Current, $V_{IN} = V_{SS}$ (HIN, LIN, SD)	$I_{IN-}$	-	0	1	$\mu A$
Logic Input Positive Going Threshold	$V_{TH+}$	7.5	8.0	8.5	V
Logic Input Negative Going Threshold	$V_{TH-}$	5.5	5.9	6.3	V
Undervoltage Positive Going Threshold	UV+	6.8	8.3	9.85	V
Undervoltage Negative Going Threshold	UV-	6.3	8.2	9.5	V
Output High Open Circuit Voltage (HO, LO)	$V_{OUT+}$	-	-	15	V
Output Low Open Circuit Voltage (HO, LO)	$V_{OUT-}$	-	-	0.1	V
Output High Short Circuit Current (Sourcing)	$I_{OUT+}$	1.9	2.3	-	A
Output Low Short Circuit Current (Sinking)	$I_{OUT-}$	2	2.5	-	A

## Specifications HIP2500

### Switching Specifications

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
HIGH SIDE CHANNEL WITH 500V OFFSET, CL = 1000pF					
High Side Turn-On Propagation Delay	$t_{ON}$	350	420	500	ns
High Side Turn-Off Propagation Delay	$t_{OFF}$	300	365	450	ns
High Side Turn-On Rise Time	$t_R$	20	28	35	ns
High Side Turn-Off Fall Time	$t_F$	20	28	35	ns
LOW SIDE CHANNEL, CL = 1000pF					
Low Side Turn-on Propagation Delay	$t_{ON}$	275	350	425	ns
Low Side Turn-off Propagation Delay	$t_{OFF}$	225	275	330	ns
Low Side Turn-on Rise Time	$t_R$	20	27	35	ns
Low Side Turn-off Fall Time	$t_F$	20	27	35	ns
Shutdown Propagation Delay High Side Shutdown	$t_{SDHO}$	300	385	450	ns
Low Side Shutdown	$t_{SDLO}$	240	300	360	ns
HIGH SIDE CHANNEL WITH 500V OFFSET, CL = 1000pF					
Propagation Delay Matching (Between HO and LO)	$M_t$	0	-	75	ns
Minimum On Output Pulse Width (HO, LO)	$PW_{OUT(MIN)}$	-	35	50	ns
Minimum Input Pulse Width (ON)	$PW_{ON(MIN)}$	-	200	250	ns
Minimum Input Pulse Width (OFF)	$PW_{OFF(MIN)}$	-	245	350	ns
Deadtime LO Turn-off to HO Turn-on	$DHt_{ON}$	125	145	170	ns
Deadtime HO Turn-off to LO Turn-on	$DLt_{ON}$	15	25	120	ns
MAXIMUM TRANSIENT CONDITIONS					
Offset Supply Operating Transient	$dV_S/dt$	-	-	50	V/ns

### Logic Truth Table

HIN	LIN	UV <sub>H</sub>	UV <sub>L</sub>	SD	HO	LO	COMMENTS
0	0	0	0	0	0	0	Normal Off
0	1	0	0	0	0	1	Lower On
1	0	0	0	0	1	0	Upper On
1	1	0	0	0	1	1	Both On
X	X	X	X	1	0	0	Chip Disabled
X	X	1	1	X	0	0	V <sub>CC</sub> UV Lockout and V <sub>BS</sub> Lockout
X	1	1	0	0	0	1	V <sub>BS</sub> UV Lockout
1	X	0	1	0	1	0	V <sub>CC</sub> UV Lockout



## ADVANCE INFORMATION

May 1992

## Power H-Switch

### Features

- Two Independent 1/2 H-Switch Drivers
- Single Supply ..... +4V to +15V
- Dual Supplies .....  $\pm 2V$  to  $\pm 7.5V$
- Switching Capabilities ..... 0.5A
- CMOS Input (TTL Compatible)
- Complementary (CMOS) Switching Circuit
- Over-Temperature Protection
- Current-Overload Protection
- "Dynamic Braking" Circuit
- $R_{dsON}$  ..... 0.5 $\Omega$  per Switching MOSFET

### Applications:

- Motor Control
- Relay Driver
- Solenoid Driver
- Stepper Motors

### Description

In the Functional Block Diagram of the HIP4010 the four switches and a load are arranged in an H-configuration so that the polarity of the dc supply voltage (from terminals  $V_{DDA}$  and  $V_{SSA}$ ) applied to the load can be selected by switching; thereby directing the flow of load current in either direction. This is commonly known as 4-quadrant load control. As drawn in the Functional Block Diagram, switches P1 and N2 are "closed;" when current flows from  $V_{DDA}$  through P1, through the load, and then through N2 to terminal  $V_{SSA}$ ; where load terminal OUT1 is at a positive potential with respect to OUT2. Switches P1 and N2 are operated synchronously by the control logic. The control logic switches P2 and N1 to an "open" state when P1 and N2 are "ON". When the switch states are reversed, P1 and N2 are open and N1 and P2 are closed. Consequently, current then flows from  $V_{DDA}$  through P2, through the load, and through N1 to terminal  $V_{SSA}$ , where load terminal OUT2 is then at a positive potential with respect to OUT1.

The HIP4010 POWER H-Switch is designed in a high speed BiMOS-E technology, using both CMOS and bipolar transistors. The BiMOS-E process adds a drain extension implant to  $3\mu$  poly-gate CMOS transistors, enhancing the device voltage capabilities. Vertical bipolar transistors, having high gain-bandwidth and transconductance, are standard in the BiMOS-E technology.


The HIP4010 POWER H-Switch is available in a 16 Lead Dual-In-Line Plastic Package with heat spreading frame construction to enhance thermal dissipation. Under normal conditions, the HIP4010 can dissipate 1.5W (typ.) in free air at +60°C and can dissipate 1.5W (typ.) at +105°C with a PC-Board as a heat-sink.

### Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE & LEAD FORM
HIP4010MP	-55°C to +125°C	16 Lead DIP

### Pinout

16 LEAD DUAL-IN-LINE PLASTIC PACKAGE  
TOP VIEW



NOTE: Terminals 4, 5, 12 and 13 are interconnected

### Functional Truth Table

HIP4010 H-SWITCH

SWITCH DRIVER 1				SWITCH DRIVER 2			
INPUTS			OUTPUT	INPUTS			OUTPUT
P1	N1	EN1	OUT1	P2B	N2	EN2	OUT2
H	L	H	OH	L	L	H	OH
L	L	H	OL	H	L	H	OL
H	H	H	OL	L	H	H	OL
L	H	H	OL	H	H	H	OL
X	X	L	Z	L	H	H	OL

L = Low logic level; H = High logic level

Z = High Impedance (off state)

OH = Output High (sourcing current to the output terminal)

OL = Output Low (sinking current from the output terminal)

X = Don't care

## Specifications HIP4010

### Absolute Maximum Ratings

DC Supply Voltage (Between  $V_{DDA1}$  and  $V_{SSA1}$  Terminals).... 16V  
 DC Supply Voltage (Between  $V_{DDA2}$  and  $V_{SSA2}$  Terminals).... 16V  
 DC Supply Voltage (Between  $V_{DD}$  and  $V_{SS}$  Terminals) ..... 16V  
 DC Input Voltage ..... 16V  
 Input Terminal Current ..... 1mA  
 Recommended DC Operating Voltage Range  
 ( $V_{DD}$  to  $V_{SS}$ ,  $V_{DDA1}$  to  $V_{SSA1}$ ,  $V_{DDA2}$  to  $V_{SSA2}$ )..... +4V to +15V  
 Operating Temperature Range..... -55°C to +125°C  
 Junction Temperature,  $T_J$ ..... +150°C  
 Lead Temperature (During Soldering) ..... +265°C

### Power Dissipation ( $P_D$ )

Up to +60°C (Free Air)..... 1.5W  
 Above +60°C ..... Derate linearly at 16.6mW/°C  
 Up to +90°C, with Heat Sink (PC Board) ..... 1.5W  
 Above +90°C ..... Derate linearly at 25mW/°C  
 Maximum Thermal Resistance (Free Air)\* Junction-to-Air ..... +60°C/W  
 \* In free air, the junction-to-air thermal resistance ( $R_{\theta JA}$ ) is typically +50°C/W. This coefficient can be lowered to 40°C/W by suitable design of the PC board to which the HIP4010 package is soldered.

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### Typical Values Intended Only for Design Guidance

$T_A = +25^\circ\text{C}$ ,  $V_{DDA1}$ ,  $V_{DDA2}$ , and  $V_{DD} = +12\text{V}$ ;  $V_{SSA1}$ ,  $V_{SSA2}$ , and  $V_{SS} = 0\text{V}$ , Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	TYPICAL VALUES	UNITS
Output Current			0.5	A
Input Resistance			0.5	TΩ
Saturation Voltage $I_{SINK} = 0.5\text{A}$	$V_{SAT}$		0.25	V
Response Time Rise	$t_r$	$C_L = 5\text{pF}$ $R_L = 1\text{M}\Omega$	1.0	μs
Response Time Fall	$t_f$		0.2	μs

### Electrical Specifications $T_A = +25^\circ\text{C}$ , $V_{SSA1}$ , $V_{SSA2}$ , and $V_{SS} = 0\text{V}$ , Unless Otherwise Specified

PARAMETERS	SYMBOL	LIMITS			UNITS
		MIN	TYP	MAX	
$V_{DDA1}$ , $V_{DDA2}$ , and $V_{DD} = +12\text{V}$ :					
Input Current	$I_{I1}$	-	40	50	pA
Input Voltage Range	$V_I$	0.0	-	12.0	V
Idle Supply Current; $I_{OUT} = 0$	$I_{SUPPLY}$	-	10	15	mA
Output Voltage High; ( $V_{SAT}$ ) $I_{SOURCE} = 0.5\text{A}$	$V_{OH}$	11.65	11.7	11.75	V
Output Voltage Low; ( $V_{SAT}$ ) $I_{SINK} = 0.5\text{A}$	$V_{OL}$	0.25	0.30	0.35	V
Response Time Rising Edge	$t_{DR}$	-	1.0	TBE	μs
Response Time Falling Edge	$t_{DF}$	-	0.1	TBE	μs
Output Source Current		-	500	530	mA
Output Sink Current		450	500	530	mA
$V_{DDA1}$ , $V_{DDA2}$ , and $V_{DD} = +5\text{V}$ :					
Input Current	$I_{I1}$	-	40	50	pA
Input Voltage Range	$V_I$	0.0	-	5.0	V
Idle Supply Current; $I_{OUT} = 0$	$I_{SUPPLY}$	-	3.0	4.0	mA
Output Voltage High; $I_{SOURCE} = 0.5\text{A}$	$V_{OH}$	4.55	4.6	4.65	V
Output Voltage Low; ( $V_{SAT}$ ) $I_{SINK} = 0.5\text{A}$	$V_{OL}$	0.35	0.40	0.45	V
Response Time Rising Edge	$t_{DR}$	-	1.0	TBE	μs
Response Time Falling Edge	$t_{DF}$	-	0.1	TBE	μs
Output Source Current		450	500	530	mA
Output Sink Current		450	500	530	mA


**Application**

The Functional Block Diagram shows an application block diagram of a motor-driver circuit using HIP4010 as a "Full" H-Switch. The "left" and "right" H-Switch's are driven from the control input terminals to the output switching transistors of the HIP4010. The circuit is intended to safely start, stop, and provide control of rotational direction for a motor requiring no more than 0.5 A of supply current. The stop function includes a "dynamic braking" feature.

With the "ENABLE" terminal LOW, MOSFET Switches P1 and P2 are "off," i.e., supply current is cut off. With the "BRAKE" terminal LOW and "ENABLE" transitioned HIGH, either P1, N2 or P2, N1 can be driven into conduction; the CMOS-pair chosen for conduction is determined by the logic level applied

to the "DIRECTION" terminal; resulting in either clockwise (CW) or counterclockwise (CCW) shaft rotation. When the "BRAKE" terminal is transitioned HIGH (while holding ENABLE at HIGH), the gates of both N1 and N2 are driven HIGH. Thus, if current was flowing through N1 (from the motor terminal OUT1) at the moment of "dynamic braking," it would continue to flow through N1 to the  $V_{SSA1}/V_{SSA2}$  external ground tie, then continue through diode D4 to motor terminal OUT2; the resistance of the motor winding (and the series-connected path) dissipates the kinetic energy stored in the system. Reversing rotation, current flowing through N2 (from the motor terminal OUT2), at the moment of "dynamic braking," would continue to flow through N2 to the  $V_{SSA2}/V_{SSA1}$  tie, then continue through diode D2 to the motor terminal OUT1, to dissipate the stored kinetic energy as previously described.

**Functional Block Diagram**



**Terminal Assignment Information**

V <sub>DDA1</sub>	Positive terminal-pin for power-supply; V <sub>DDA1</sub> is internally connected to V <sub>DDA2</sub> and V <sub>DD</sub> .
V <sub>DDA2</sub>	Positive terminal-pin for power-supply; V <sub>DDA2</sub> is internally connected to V <sub>DDA1</sub> and V <sub>DD</sub> .
V <sub>DD</sub>	Positive terminal-pin for power-supply suited to digital circuits; V <sub>DD</sub> is internally connected to V <sub>DDA1</sub> and V <sub>DDA2</sub> .
V <sub>SSA1</sub>	Negative terminal-pin for power-supply; used in conjunction with Switch Driver 1.
V <sub>SSA2</sub>	Negative terminal-pin for power-supply; used in conjunction with Switch Driver 2.
V <sub>SS</sub>	Negative terminal-pin for power-supply suited for digital circuits.
P1, P2B	Input pins used to control the direction of output current flow in Switch Driver 1 and Switch Driver 2, respectively.
N1, N2	Input pins used to activate the Dynamic Braking of Switch Driver 1 and Switch Driver 2, respectively.
EN1, EN2	Input pins used to enable Switch Driver 1 and Switch Driver 2, respectively.
OUT1, OUT2	Output pins for Switch Driver 1 and Switch Driver 2, respectively.
ILF	Output pin (flag); high logic level signify that Switch Driver1, Switch Driver2, or both are in "Current Limit" state

**NOTES:**

1. Terminals P1, P2, N1, N2, P2B, EN1 and EN2 are internally connected to protection circuits intended to guard the CMOS gate-oxides against damage due to electrostatic discharge. However, these devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.
2. For maintenance of performance and reliability, Harris Semiconductor strongly recommends that the "IC Handling Procedures", located in Section 1 of the current Analog Products Data Book, be followed closely by any activity involved with IC products.

## PRELIMINARY

May 1992

## Three-Phase Brushless DC Motor Controller

### Features

- 3A DC, 5A Peak Output Current
- 16V Max. Rated Supply Voltage
- Built-in "Free-Wheeling" Diodes
- Output dv/dt Limited to Reduce EMI
- External Dynamic Brake Control Switch With Undervoltage Sense
- Thermal & Current Limiting Protects Against Locked Rotor Conditions
- Provides Analog Current Sense & Reference Inputs
- Decode Logic with Illegal Code Rejection

### Applications

- Drive Spindle Motor Controller
- 3 $\phi$  Brushless DC Motor Controller
- Brushless DC Motor Driver for 12V Battery Powered Appliances
- Phased Driver for 12V DC Applications
- Logic Controlled Driver for Solenoids, Relays & Lamps


### Description

The HIP4011 motor driver is intended for three phase brushless motor control at continuous output currents up to 3A. It accepts inputs from buffered Hall effect sensors and drives three motor windings, regulating the current through an external current sensing resistor, according to an analog control input. Output "freewheeling" diodes are built in and output dv/dt is limited to decrease the generated EMI. Thermal and current limiting are used to protect the device from locked rotor conditions. A brake control input forces all outputs to ground simultaneously to provide dynamic braking, and an internal voltage sensor does the same when the supply drops below a predetermined switch point. Power down braking energy is stored in an external capacitor.

### Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HIP4011IS	-40°C to +85°C	15 Lead Power SIP

### Pinout



### OUTPUT TRUTH TABLE

SENSOR INPUTS			FORCE BRAKE INPUT*	OUTPUTS		
A	B	C	FBRK	A	B	C
0	0	0	0	OFF	OFF	OFF
1	0	0	0	1	OFF	0
0	1	0	0	0	1	OFF
1	1	0	0	OFF	1	0
0	0	1	0	OFF	0	1
1	0	1	0	1	0	OFF
0	1	1	0	0	OFF	1
1	1	1	0	OFF	OFF	OFF
X	X	X	1	0	0	0

\* Undervoltage and Force Brake logic truth table entries are identical.

"X" = Don't Care

## Specifications HIP4011

### Absolute Maximum Ratings

Supply Voltage, SV+ or PV+ .....	-1V to +16V
Referred to SGND or PGND (Note 1)	
Output Current, Continuous .....	3A
Output Current, Peak (Note 2) .....	5A
Substrate (PGND) Current .....	1A
Logic Input Current .....	-20mA to +20mA
(Clamped to SV+ and SGND)	

### Dissipation/Temperature Ratings

Power Dissipation (Note 3) .....	25W
Junction Temperature Range, Operating .....	+150°C
Storage Temperature Range .....	-55°C to +150°C

#### NOTES:

1. PV+ and SV+ are to be tied together, as are PGND and SGND.
2. Operating above the continuous current rating causes a decrease in operating life.
3. Derate power dissipation above case temperature of +75°C at 0.33 Watts/°C.

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

### Electrical Specifications $T_A = +25^\circ\text{C}$ and $\text{SV+} = \text{PV+} = 10.4\text{V}$ to $13.2\text{V}$ , Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITION	LIMITS			UNITS
		MIN	TYP	MAX	
<b>SUPPLY (SV+) CURRENT</b>					
No Drive	Outputs Off			10	mA
With Drive	Outputs On			15	mA
<b>LOGIC INPUT CURRENT</b>					
Sensor Inputs	SENA, SENB & SENC = 0V to 3V	-0.5		-1.5	mA
Brake Input	FBRK = 0.8V to 2.4V	50		150	μA
<b>LOGIC INPUT THRESHOLDS</b>					
Sensor Inputs	Logic "0" Input Voltage			1.8	V
Sensor Inputs	Logic "1" Input Voltage	3			V
Brake Input	Logic "0" Input Voltage			0.8	V
Brake Input	Logic "1" Input Voltage	2.4			V
<b>AMPLIFIER INPUT (SPD)</b>					
Bias Current				700	nA
Offset Voltage				3	mV
Input Range (Linear)		0		1	V
Input Impedance		1			MΩ
SYSTEM BANDWIDTH	(Note 1)		35		kHz
CURRENT LIMIT	$R_{\text{sense}} = 0.20\Omega$		5		A
<b>THERMAL LIMIT</b>					
Threshold			155		°C
Hysteresis			40		°C
<b>OUTPUT DRIVERS</b>					
On Saturation (See Note 5)	$I_{\text{out}} = 3\text{A}$ , $V_{\text{pmos}} + V_{\text{nmos}}$			2.2	V
On Saturation (See Note 5)	$I_{\text{out}} = 0.6\text{A}$ , $V_{\text{pmos}} + V_{\text{nmos}}$			0.44	V
Off Leakage	$\text{PV+} > V_{\text{out}} > \text{PGND}$ or $I_{\text{sen}}$			1	mA
Slew Rate	(See Note 2)		0.5		V/μS
<b>FREEWHEEL DIODES</b>					
Forward Drop	$I_{\text{out}} = 1\text{A}$			1.5	V

# HIP4011


**Electrical Specifications**  $T_A = +25^\circ\text{C}$  and  $SV+ = PV+ = 10.4\text{V}$  to  $13.2\text{V}$ , Unless Otherwise Specified (Continued)

CHARACTERISTIC	TEST CONDITION	LIMITS			UNITS
		MIN	TYP	MAX	
<b>INTERNAL BRAKE DRIVER</b>					
Undervoltage Trip Point, PV+	(See Note 3)	2.7		3.3	V
Hysteresis	(See Note 4)	40		60	%
On Saturation	Each Nmos, $I_{out} = 3\text{A}$			0.4	V
<b>BRAKE CAPACITOR (BCAP)</b>					
Discharge Leakage	$SV+ = PV+ = 3\text{V}$ to $12\text{V}$ , $BCAP = 10\text{V}$			5	$\mu\text{A}$

**NOTES:**

1. The system bandwidth is fixed by an internal RC network around the amplifier.
2. Internal limiting of turn on and turn off drive is used to limit output dv/dt.
3. The braking action starts at the given trip point with a falling supply voltage.
4. Hysteresis causes the brake to be removed at a higher trip point with a rising supply voltage.
5. This value includes the combined voltage drops of one upper plus one lower switch at the indicated current.

**Functional Block Diagram**



**THREE-PHASE BRUSHLESS CONTROLLER**

## ADVANCE INFORMATION

May 1992

## High Frequency H-Bridge Driver

### Features

- High Voltage Capability; Bootstrap Supply Max Voltage to 95VDC
- Bus Voltage .....80V (Max)
- Small Surface Mount Package
- Drives 1000pF Load at 450KHz In Free Air at 50°C with Rise and Fall Times of Typically 10ns
- User-Programmable Dead Time
- Drives 4 N-Channel Devices In H-Bridge Configuration
- On-chip Charge-Pumps Maintain Bootstrap Supplies
- HEN Pin can PWM Upper Switches Only
- HEN (High Enable) and DIS (Disable) Pins Override Input Control
- Proprietary Circuitry Minimizes On-Chip Switching Losses
- Input Logic Thresholds Compatible with 5 and 15 volt Logic Levels
- On-Chip Control Circuit Initializes Bootstrap Capacitors upon Chip Enable

### Applications

- Medium/Large Voice Coil Motors
- H-Bridge Power Supplies
- Digital Power Amplifiers for HI-FI systems
- High Speed Stepper Motor controls

### Description

The HIP4080 is a high frequency, medium voltage H-Bridge N-Channel MOSFET driver IC, packaged in a 20 or 24 pin plastic SOIC. Due to its ability to switch at frequencies greater than 500KHz, the HIP4080 is particularly well suited for driving Voice Coil Motors for medium and large computer disk drives, switching amplifiers in high-efficiency switching audio amplifiers and H-Bridge power supplies depending on load and cooling techniques.

Short propagation delays of approximately 70ns and dead times of typically 40ns coupled with "minimum on times" of about 100ns allow a nearly distortionless, ripple-free current waveform and maximum control loop crossover frequencies providing rapid, fine control of the driven load.


HIP4080 can also drive any small, medium voltage brush motor, and two HIP4080s can be used to drive high performance stepper motors, since the short minimum "on-time" can provide fine micro-stepping capability.

### Ordering Information

PART NUMBER	TEMPERATURE	PACKAGE
HIP4080IP	-40°C to +85°C	20 Pin Plastic DIP
HIP4080IB	-40°C to +85°C	20 Pin Plastic SOIC


### Pinout

20 PIN PLASTIC DIP  
20 PIN SOIC  
TOP VIEW




# HIP4080

## Functional Block Diagram



## Typical Application





# Specifications HIP4080

## Absolute Maximum Ratings

Supply Voltage, $V_{DD}$ and $V_{CC}$ .....	-0.3V to 16V	Input Current, HDEL and LDEL .....	-5mA to 0mA
Input, Output or I/O Voltage .....	-0.3V to $V_{DD}+0.3V$	Phase Slew Rate .....	.20V/ns
Voltage on AHS, BHS .....	-2.0V (Transient) to 80V	Storage Temperature Range .....	-65°C to +150°C
Voltage on ALS, BLS .....	-2.0V (Transient) to +2.0V (Transient)	Lead Temperature (Soldering 10s) .....	+300°C
Voltage on AHB, BHB .....	$V_{AHS, BHS}-0.3V$ to $V_{AHS, BHS}+16V$	Maximum Package Power Dissipation at +25°C (Note 1)	
Voltage on ALO, BLO .....	$V_{ALS, BLS}-0.3V$ to $V_{CC}+0.3V$	SOIC Package .....	750mW
Voltage on AHO, BHO .....	$V_{AHS, BHS}-0.3V$ to $V_{AHB, BHB}+0.3V$		

**NOTE:**

1. Derate power dissipation above ambient temperature of 25°C by 7mW/°C.  $P_{diss} = 0.144 + 0.2e^{-6} f_{PWM} + 2 V_{CC}^2 C_L (f_{PWM} + f_{DIR})$  where  $f_{PWM}$  = pwm frequency and  $f_{DIR}$  = direction change frequency (in Hertz)  $C_L$  = load capacitance (in Farads)

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## Operating Conditions

Supply Voltage, $V_{DD}$ and $V_{CC}$ .....	+10V to +15V	Voltage on AHB, BHB .....	$V_{AHS, BHS}+10V$ to $V_{AHS, BHS}+15V$
Voltage on ALS, BLS .....	-1.0V +1.0V	Input Current, HDEL and LDEL .....	-500µA to -50µA
Voltage on AHS, BHS .....	-1V to 75V	Operating Temperature Range .....	0°C to +125°C

## Electrical Specifications

Specifications apply over recommended operating conditions, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
QUIESCENT SUPPLY CURRENTS (specified with static inputs that fully switch outputs)						
$V_{DD}$ Current	$I_{DD}$		8	12	20	mA
$V_{CC}$ Current	$I_{CC}$	$I_{ALO} = I_{BLO} = 0$	0	100	200	µA
AHB Current	$I_{AHB}$	$I_{AHO} = 0$	-40	-20	0	µA
BHB Current	$I_{BHB}$	$I_{BHO} = 0$	-40	-20	0	µA
AHS Current	$I_{AHS}$	$I_{AHO} = 0$	-5	0	1	µA
BHS Current	$I_{BHS}$	$I_{BHO} = 0$	-5	0	1	µA
INPUT COMPARATOR						
Offset Voltage	$V_{OS}$		-5	0	+5	mV
Input Bias Current	$I_{IB}$		0	1	4	µA
Input Offset Current	$I_{OS}$		-1	0	+1	µA
Input Common Mode Voltage Range	CMVR		1	-	$V_{DD}-1.5$	V
Voltage Gain	AVOL		10	25	-	V/mV
OUTPUT (OUT)						
High Level Output Voltage	$V_{OH}$	$IN+>IN-, I_{OH} = -300\mu A$	$V_{DD}-0.4$	-	-	V
Low Level Output Voltage	$V_{OL}$	$IN+<IN-, I_{OL} = 300\mu A$	-	-	0.4	V
High Level Output Current	$I_{OH}$	$V_{OUT}=V_{DD}/2$	-	-	-2.4	mA
Low Level Output Current	$I_{OL}$	$V_{OUT} = V_{DD}/2$	4.5	-	-	mA
DIS, HEN						
Low Level Input Threshold Voltage	$V_{TL}$		1.4	2.1	-	V
High Level Input Threshold Voltage	$V_{TH}$		-	2.4	2.7	V
Input Hysteresis	$V_{HYS}$		-	0.3	-	V
GATE DRIVER OUTPUTS						
Peak Pullup Current	$I_{O+}$	$V_{CC} = 12V$	-	2	-	A
Peak Pulldown Current	$I_{O-}$	$V_{CC} = 12V$	-	2	-	A

## Specifications HIP4080

### Switching Specifications

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Minimum Input Pulse Width	$T_{PWIN}$	IHDEL = -100 $\mu$ A ILDEL = -50 $\mu$ A	-	100	-	ns
Mimimum Output Pulse Width	$T_{PWOUT}$	IHDEL = -100 $\mu$ A ILDEL = -50 $\mu$ A	-	100	-	ns
HEN Prop. Delay	$T_{PHEN}$	IHDEL = -100 $\mu$ A ILDEL = -50 $\mu$ A	-	70	-	ns
Upper Prop. Delay (Turn-Off)	$T_{PH}$	IHDEL = -100 $\mu$ A ILDEL = -50 $\mu$ A	-	70	-	ns
Lower Prop. Delay (Turn-t <sub>OFF</sub> )	$T_{PL}$	IHDEL = -100 $\mu$ A ILDEL = -50 $\mu$ A	-	70	-	ns
DISable Prop. Delay	$T_{PDIS}$	IHDEL = -100 $\mu$ A ILDEL = -50 $\mu$ A	-	150	-	ns
Dead Time	$T_{DTLH}$	IHDEL = -100 $\mu$ A ILDEL = -50 $\mu$ A Lower off toUpper on, $C_L$ = 1000 pF	-	40	-	ns
Dead Time	$T_{DTHL}$	IHDEL = -100 $\mu$ A ILDEL = -50 $\mu$ A Upper off toLower on, $C_L$ = 1000 pF	-	40	-	ns
Rise Time	$T_R$	$C_L$ =2500pf	-	20	-	ns
		$C_L$ =1000pf	-	10	-	ns
Fall Time	$T_F$	$C_L$ =2500pf	-	20	-	ns
		$C_L$ =1000pf	-	10	-	ns

May 1992

## High Current MOSFET Driver

### Features

- **Fast Fall Times** .....16ns at 10,000pF
- **No Supply Current in Quiescent State**
- **Peak Source Current** .....6A
- **Peak Sink Current** .....30A
- **High Frequency Operation** .....300kHz

### Applications

- **Switch Mode Power Supplies**
- **DC/DC Converters**
- **Motor Controllers**
- **Uninterruptible Power Supplies**

### Description

The HV400 is a single monolithic, non-inverting high current driver designed to drive large capacitive loads at high slew rates. The device is optimized for driving single or parallel connected N-channel power MOSFETs with total gate charge from 5nC to >1000nC. It features two output stages pinned out separately allowing independent control of the MOSFET gate rise and fall times. The current sourcing output stage is an NPN capable of 6A. An SCR provides over 30A of current sinking. The HV400 achieves rise and fall times of 54ns and 16ns respectively driving a 10,000pF load.

Special features are included in this part to provide a simple, high speed gate drive circuit for power MOSFETs. The HV400 requires no quiescent supply current, however, the input current is approximately 15mA while in the high state. With the internal current steering diodes (pin 7) and an external capacitor, both the timing and MOSFET gate power come from the same pulse transformer; no special external supply is required for high side switches. No high voltage diode is required to charge the bootstrap capacitor.

### Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HV400CP	0°C to +75°C	8 Pin Plastic Mini-DIP
HV400CB	0°C to +75°C	8 Pin Plastic SOIC
HV400IP	-40°C to +85°C	8 Pin Plastic Mini-DIP
HV400IB	-40°C to +85°C	8 Pin Plastic SOIC
HV400MJ/883*	-55°C to +125°C	8 Pin CerDIP
HV400Y	+25°C	DICE


\* Contact Harris for availability date.

The HV400 in combination with the MOSFET and pulse transformer makes an isolated power switch building block for applications such as high side switches, secondary side regulation and synchronous rectification. The HV400 is also suitable for driving IGBTs, MCTs, BJTs and small GTOs.


The HV400 is a type of buffer; it does not have input logic level switching threshold voltages. This single stage design achieves propagation delays of 20ns. The output NPN begins to source current when the voltage on pin 2 is approximately 2V more positive than the voltage at pin 8.

The output SCR switches on when the input pin 2 voltage is 1V more negative than the voltage at pins 3/6. Due to the use of the SCR for current sinking, once the output switches low, the input must not go high again until all the internal SCR charge has dissipated, 0.5µs - 1.5µs later.

### Pinout



### Schematic



# Specifications HV400

## Absolute Maximum Ratings

Voltage Between Pin1 and Pin 4/5 .....	35V
Input Voltage Pin 7 (Max) .....	Pin 1 + 1.5V
Input Voltage Pin 7 (Min) .....	Pin 4/5 -1.5V
Input Voltage Pin 2 to Pin 4/5 .....	+/- 35V
Input Voltage Pin 2 to Pin 6 .....	-35V
Maximum Clamp Current (Pin 7) .....	±300mA
Maximum Junction Temperature .....	+150°C
Storage Temperature Range .....	-65°C < T <sub>A</sub> < +150°C

Thermal Resistance .....	$\theta_{j\alpha}$	$\theta_{jc}$
PDIP .....	93.8°C/W	31.5°C/W
SOIC .....	157.1°C/W	42.8°C/W
Power Dissipation at T <sub>A</sub> = +25°C .....	1.33W Mini-DIP	
Power Dissipation at T <sub>A</sub> = +25°C .....	0.8W SOIC	
Operating Temperature Range		
HV400CP/CB .....	0°C < T <sub>A</sub> < +70°C	
HV400IP/IB .....	-40°C < T <sub>A</sub> < +85°C	

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## DC Electrical Specifications V<sub>SUPPLY</sub> = 15V

PARAMETERS	SYMBOL	CONDITIONS	TEMPERATURE	LIMITS			UNITS
				MIN	TYP	MAX	
<b>INPUT (PIN 2)</b>							
Input High Differential Voltage (Pin 2 - Pin 8)	V <sub>IH</sub>	V <sub>OUT</sub> = 0V, I <sub>OUT HI</sub> = 10mA	+25°C	0.6	1.7	2.8	V
			Full	0.5	-	3.5	V
Input Low Differential Voltage (Pin 2 - Pin 3/6)	V <sub>IL</sub>	V <sub>OUT</sub> = 12V, I <sub>OUT LO</sub> = -3mA	+25°C	-1.1	-0.9	-0.8	V
			Full	-1.26	-	-0.65	V
Input High Current	I <sub>IH</sub>	V <sub>PIN 1,2</sub> = 30V, I <sub>SOURCE</sub> = 0	+25°C	15	18	20	mA
			Full	15		22	mA
Input High Current Peak	I <sub>IHP</sub>	I <sub>SOURCE</sub> = 6A, 1μs pulse, V <sub>IN</sub> = 9V, V <sub>OUT</sub> = 0V	+25°C		700		mA
Input Low Current	I <sub>IL</sub>	V <sub>PIN 2</sub> = -30V	+25°C	-80	-50		μA
			Full	-120			μA
<b>SOURCE OUTPUT (PIN 8)</b>							
High Output Voltage	V <sub>OH</sub>	V <sub>IN</sub> = +V, I <sub>OUT</sub> = 150mA	+25°C	12.1	12.8	13.4	V
			Full	12.0		13.5	V
Peak Output Current	I <sub>OP8</sub>	V <sub>IN</sub> = 9V, 1μs Pulse, V <sub>OUT</sub> = 0V	+25°C		6		A
Output Low Leakage	I <sub>OL</sub>	V <sub>OUT</sub> = 0V, V <sub>IN</sub> = 0V	+25°C	0	10	50	μA
			Full			55	μA
<b>SINK OUTPUT (PIN 3/6)</b>							
Low Output Voltage	V <sub>OL</sub>	V <sub>IN</sub> = 0V, I <sub>OUT</sub> = -150mA	+25°C	0.8	0.89	1.0	V
			Full	0.8		1.05	V
Peak Output Current	I <sub>OP6</sub>	V <sub>IN</sub> = 0V, 5μs Pulse, V <sub>OUT</sub> = 4V	+25°C		30		A
Output High Leakage	I <sub>OH</sub>	V <sub>IN</sub> = 15V	+25°C	0	0.3	2	μA
			Full	0		13.5	μA
<b>DIODES D1 AND D7 (PIN 7)</b>							
Forward Voltage	V <sub>F</sub>	I <sub>D</sub> = 100mA	+25°C	0.9	1.03	1.1	V
			Full	0.8		1.4	V
Reverse Leakage Current	I <sub>R</sub>	V <sub>R</sub> = 30V	+25°C	0	0.1	1	μA
			Full	0		1	μA
Diode (Pin 7) Stored Charge	Q <sub>RR</sub>	I <sub>D</sub> = 100mA	+25°C		6.5		nC

NOTE: Limits are 100% tested at +25°C; limits over the full temperature range are guaranteed but not tested.

## Specifications HV400

### Pin Descriptions

SYMBOL	DESCRIPTION
<b>DC INPUT PARAMETERS</b>	
$V_{IH}$	The differential voltage between the input (Pin 2) to the output (Pin 8) required to source 10mA
$V_{IL}$	The differential voltage between the input (Pin 2) to the output (Pins 3, 6) required to sink 3mA
$I_{IH}$	The current required to maintain the input (Pin 2) high with $I_{OUT} = 0A$
$I_{IHP}$	The input (Pin 2) current for a given pulsed output current
$I_{IL}$	The current require to maintain the input (Pin 2) low
<b>DC OUTPUT PARAMETERS</b>	
$V_{OH}$	The output (Pin 8) voltage with input (Pin 2) = $V+$
$I_{OPB}$	The pulsed peak source current form output (Pin 8)
$I_{OL}$	The output (Pin 8) leakage current with the input (Pin 2) = Ground
$V_{OL}$	The output (Pins 3, 6) voltage with the input (Pin 2) = Ground
$I_{OP6}$	The pulsed peak sink current into output (Pins 3, 6)
$I_{OH}$	The output (Pins 3, 6) leakage current with the input (Pin 2) = $V+$
$V_F$	The forward voltage of diode D1 or D7
$I_R$	The reverse leakage current of diode D1 or D7
$Q_{RR}$	The time integral of the reverse current at turn off
<b>AC PARAMETERS (See Switching Time Specifications)</b>	
$T_R$	The low to high transition of the output
$T_F$	The high to low transition of the output
$T_{DR}$	The output propagation delay from the input (Pin 2) rising edge
$T_{DF}$	The output propagation delay from the input (Pin 2) falling edge
$T_{OR}$	The minimum time required after an output high to low transition before the next input low to high transition

# Specifications HV400



## Switching Time Specifications $V_{SUPPLY} = 15V$

PARAMETERS	SYMBOL	CONDITIONS	TEMPERATURE	LIMITS			UNITS
				MIN	TYP	MAX	
Rise Time	$T_R$	See Switching Test Circuit	Full		50	66	ns
Fall Time	$T_F$	See Switching Test Circuit	Full		15	24	ns
Delay Time (Lo to Hi)	$T_{DR}$	See Switching Test Circuit	Full		20	25	ns
Delay Time (Hi to Lo)	$T_{DF}$	See Switching Test Circuit	Full		17	28	ns
Minimum Off Time	$T_{OR}$	See Switching Test Circuit	Full		900	1500	ns

**NOTES:**


1. Switching times are guaranteed but not tested
2. Typical values are for +25°C

## Switching Diagram and Test Circuit




# HV400

## HV400 Switching Test Circuit



## Parts List

- R1 100Ω, 1W Carbon Resistor
- R2 Wire
- RL 100KΩ, 1/8W Carbon Resistor
- C1 330μF, 50V Capacitor
- C2 1μF, 50V Capacitor
- CL 0.01μF, 50V Chip Capacitor
- D1 1N914 Diode
- J1, J2 PC Mount Banana Jack Johnson 108-0740-001
- J3, J4 PC Mount SMA Connector Johnson EFJ142
- U1 Harris HV400 I.C.



## Application Information

### Circuit Operation

The HV400's operation is easily explained by referring to the schematic. The control signal is applied to pin 2. If the control signal is about 2V above pin 8, the output NPN Q1 turns on charging the MOSFET gate from a capacitor connected to pin 1. Resistor R4 helps keep the SCR off by applying a reverse bias to the SCR anode gate.

When the control input drops about 1V below pin 3/6, PNP Q2 turns on which triggers the SCR by driving both the anode and cathode gates. The SCR discharges the MOSFET gate and when its current becomes less than 10mA, it turns off. Transistor Q2 conducts any gate leakage currents, through resistors R1 and R2, once the SCR turns off. Figure 7 shows the output characteristics before the SCR turns on and after it turns off. When the SCR turns on, resistor R4 provides a path to remove Q1 base charge. Resistor R3 provides the base current for Q2 to reduce the turn off delay time. Resistors R1 and R2 reduce the SCR recovery time.

The two diodes connected to the diode input pin 7 provide some operation flexibility. With pins 2 and 7 connected together, diode D1 provides a path to recharge the storage capacitor once the MOSFET gate is pulled high and, along with diodes D2 and D3, keeps Q1 from going into hard saturation which would increase delay times. Diode D7 would clamp the input near ground and provide a current path if an input DC blocking capacitor is used.

Alternatively, pin 7 can be connected to pin 6 so that the SCR and NPN Q1 don't have to pass reverse current if the output "rings" above the supply or below ground. When high performance diodes are required, pin 7 can be left disconnected and external diodes substituted.

The diodes in series with pin 2 decouple the input from the output during negative going transitions. The absence of input current turns off Q1 and allows Q2 to trigger the SCR. Diode D8 turns off Q2 once the SCR turns on pulling the output low, otherwise Q2 would saturate and slow down circuit operation. In addition, the diodes D2, D3 and D8 improve noise immunity by adding about 2.5V of input hysteresis.

The HV400 is capable of large output currents but only for brief durations due to power dissipation.

### Circuit Board Layout

PC board layout is very important. Pins 3 and 6 should be connected together as should pins 4 and 5. Otherwise the internal interconnect impedance is doubled and only half of the bond wires are used which would degrade the reliability.

The bootstrap capacitor should hold at least 10x the charge of the MOSFET and should be connected between pins 1 and 4/5 with minimum lead lengths and spacings. Likewise, the HV400 should be as close to the MOSFET as possible. Any long PC traces (parasitic inductances) between the MOSFET gate and pins 8 or 3/6 or between the source and

pins 4/5 should be avoided. Inductance between the HV400 and the MOSFET limit the MOSFET switching time. If they are too large, the HV400 may operate erratically as discussed below.

### Cross Conduction Faults

It is possible to have both Q1 and the SCR on at the same time resulting in very large cross conduction currents. The SCR has larger current capacity so the output goes low and the storage capacitor is discharged. The conditions that cause cross conduction and precautions are discussed below.

### Minimum Off Time

The SCR requires a recovery time before voltage can be reapplied without it switching back on. Figure 13 shows how this SCR recovery time, called "minimum off time" ( $T_{OR}$ ), is a function of the load capacitance. If the input voltage goes high before this recovery time is complete, the SCR will switch back on.

Note that reverse current flowing through the SCR, for example due to load inductance ringing, extends the minimum off time. Since the minimum off time is really dependent upon how much stored charge remains in the SCR when the anode (pin 3/6) is taken positive, it may vary for different applications. Figure 13 indirectly shows that the minimum off time increases with larger currents. It also increases at elevated temperatures as shown in Figure 14. Excessive ringing increases the minimum off time since the stored charge doesn't begin to dissipate until the current drops below 10mA for the last time. Rising anode voltage acts on the internal SCR capacitance to generate its own triggering current. The excess stored charge increases this capacitance. Faster rise times and/or higher voltages also increase the amount of internal trigger current from the internal capacitance so applications with larger  $dV/dt$  require longer minimum off times.

The minimum off time must be considered for all occurrences of SCR current. For example, in a half bridge switch mode power supply, there are two MOSFET's connected to the transformer primary. Assume that the high side MOSFET switch is off. When the low side MOSFET switch is turned on, the HV400 driving the high side MOSFET will have to sink gate current from  $C_{gd}$  and will have to source gate current when the low side MOSFET switches back off. Both of these current pulses will try to flow through pin 3/6 since the pin 8 output is turned off. Sourcing current from pins 3/6 through the SCR is possible, the pin 3/6 voltage becoming negative with respect to pins 4/5 (See Figure 8). But a better practice would be to connect a Schottky diode between pins 4/5 (anode) and 3/6 (cathode) so reverse current does not flow through the SCR.

### False SCR Triggering

The SCR may be triggered inadvertently. The output may overshoot the input due to inductive loading or over driving the output NPN (allowing it to saturate). Whenever pin 6 is more positive than pin 2 by 1V, the SCR is triggered on. Also,



if the output rises too rapidly, greater than  $0.5V/nS$ , the SCR may self trigger. Both issues are resolved by minimizing the load inductance and inserting sufficient resistance, usually 0.1 to 10 ohms, between pin 8 and the load.

A very fast negative going input voltage can result in minimum off times of about  $2.5\mu s$ . If the output can not keep up with the falling input, the stored charge of diode D4 is transferred into the base of Q2. This excess charge in Q2 must have time to dissipate. Otherwise, when pin 3/6 goes positive, Q2 will turn on and trigger the SCR. An external diode in series with pin 2, as shown in Figure 1, will prevent D4 from discharging into the base of Q2 but that will also reduce the output voltage by the forward voltage of that diode.

**Internal Diodes**

The internal diodes connected to pin 7 are provided for convenience but may not be suitable for large currents. Since they are part of the integrated circuit, they are physically small, operate at high current densities, and have long recovery times. Figure 15 shows that their forward characteristics degrade above 100mA. In addition, Figure 16 shows their reverse recovery charge as a function of forward current. The product of this charge, the applied reverse voltage and the frequency is the additional power dissipation due to the diodes. For stored charge calculations, use the peak forward current within 100ns of the application of reverse bias. In addition to the extra power dissipation, the capacitance of these diodes may extend the switching delay times.

**Power Dissipation Calculations**

The power required to drive the MOSFET is the product of its total gate charge times the gate supply voltage (maximum voltage on HV400 pin 1, 2 or 7) times the frequency. Assuming that the MOSFET gate resistance is negligible, this power is dissipated within the HV400. If resistors are placed between the HV400 and the MOSFET, then some of the power is dissipated in the resistors, the percentage depending upon the ratio of resistors to HV400 output impedance.

There are two other sources of power dissipation to consider. First there is the power in R3 which is the product of the input pin 2 current and voltage (with no output current) times the duty cycle. Second is the product of the pin 7 diode stored charge, which is dependent upon the forward current, times the applied diode reverse voltage times the frequency. This information is available from figures 3 and 16 in this data sheet.

**Applications Circuits**

The HV400 was designed to interface a pulse transformer to a power MOSFET. There must be some means to balance the transformer volt-second product over a cycle. The unipolar drive shown in Figure 1 lets the core magnetization inductance reverse the primary and secondary voltages. The zener diode on the primary side limits this voltage and must

be capable of dissipating the energy stored in the transformer. The load may be connected to either the power MOSFET drain or source.




FIGURE 1. UNIPOLAR DRIVE

A diode is added in series with pins 2 and 7 to allow the transformer secondary to go negative. The charge storage of the pin 7 diode may cause the turn off delay time to be too long. Alternatively, pin 7 could be left disconnected and a second external diode connected between the transformer (anode) and pin 1 (cathode). In some applications the diode in series with pin 2 may be unnecessary but the -35V input to output or ground maximum rating should be observed.

Sometimes the volt-second balance is achieved by a push-pull drive on the pulse transformer primary. This is especially useful if there are two secondary windings driving two HV400's out of phase such as in a half-bridge configuration.

Other times it is more convenient to achieve volt-second balance by using capacitors to block DC in the primary and secondary windings as shown in Figure 2. The pin 7 diodes provide a path for discharging the secondary side DC blocking capacitor. Both capacitors,  $C_{IN}$  and  $C_S$ , should be at least 10 times the equivalent MOSFET gate capacitance.

The HV400 can be used as a current booster for low side switches by connecting directly to the PWM output. The circuit would be similar to the switching time test circuit.

It is worth restating that some consideration (and experimentation) should be given to the choice of external components, i.e. resistors, capacitors and diodes, to optimize performance in a given application.




FIGURE 2. BIPOLAR DRIVE WITH DC BLOCKING CAPACITOR

# HV400

## Typical Performance Curves $T_A = +25^\circ\text{C}$ Unless Otherwise Specified




FIGURE 3. PIN 2 INPUT CURRENT vs INPUT VOLTAGE WITH ZERO OUTPUT CURRENT




FIGURE 4. PIN 2  $I_{IHP}$  &  $V_{OH}$  vs OUTPUT SOURCE CURRENT




FIGURE 5. PIN 2  $I_{IL}$  vs INPUT VOLTAGE




FIGURE 6.  $V_{OL}$  vs  $I_{OP6}$  (5  $\mu\text{s}$  PULSES)




FIGURE 7. PIN 3/6 ILLUSTRATING OUTPUT VOLTAGE vs SCR OUTPUT SINK LATCHING AND HOLDING CURRENT




FIGURE 8. PIN 3/6 VOLTAGE vs REVERSE CURRENT 300  $\mu\text{s}$  PULSES

Typical Performance Curves  $T_A = +25^\circ\text{C}$  Unless Otherwise Specified (Continued)




FIGURE 9. LOW TO HIGH TRANSIENT RESPONSE WAVEFORMS ( $C_L = 10\text{nF}$ )




FIGURE 10. RISE & FALL TIMES vs  $C_L$  ( $V_+ = 12\text{V}, 15\text{V}, 20\text{V}$ )




FIGURE 11. HIGH TO LOW TRANSIENT RESPONSE WAVEFORMS ( $C_L = 10\text{nF}$ )




FIGURE 12. RISE, FALL & DELAY TIMES vs TEMPERATURE




FIGURE 13. MINIMUM OFF TIME ( $T_{OR}$ ) vs  $C_L$  AT  $+25^\circ\text{C}$




FIGURE 14. NORMALIZED MINIMUM OFF TIME ( $T_{OR}$ ) vs TEMPERATURE ( $C_L = 10\text{nF}$ )

Typical Performance Curves  $T_A = +25^\circ\text{C}$  Unless Otherwise Specified (Continued)




FIGURE 15. DIODE D1 & D7 CURRENT vs  $V_F$





FIGURE 16. DIODE  $Q_{RR}$  vs FORWARD CURRENT



Vertical 100mA/div  
Horizontal 50ns/div

FIGURE 17. DIODE D1 REVERSE RECOVERY WAVEFORM  
 $I_F = 200\text{mA}$ , 20V REVERSE BIAS




FIGURE 18.  $V_{IH}$  &  $I_{IHP}$  vs  $I_{OP8}$  [ $V_{OUT}$  (PIN 8) = 0,  $V_+ = 15\text{V}$ , 1 $\mu\text{s}$  PULSE]

# HV400

## Metallization Topology

### DIE DIMENSIONS:

66.9 x 71.65 x 19 mils  
(1700 x 1820 x 483µm)

### METALLIZATION:

Type: Aluminum  
Thickness:  $16\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$

### SUBSTRATE POTENTIAL (POWERED UP):

Unbiased

### GLASSIVATION:


Type: Silox  
Thickness:  $12\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$   
Type: Nitride  
Thickness:  $3.5\text{k}\text{\AA} \pm 2.5\text{k}\text{\AA}$

### TRANSISTOR COUNT: 3

### PROCESS: HFSB Linear Dielectric Isolation

## Metallization Mask Layout

HV400Y



NOTE: Pin Numbers Correspond to Mini-DIP and SOIC Packages Only.

May 1992

## Dual Power MOSFET Driver

### Features

- **Fast Rise and Fall Times**
  - 30ns with 1000pF Load
- **Wide Supply Voltage Range**
  - $V_{CC} = 4.5$  to 15V
- **Low Power Consumption**
  - 4mW with Inputs Low
  - 20mW with Inputs High
- **TTL/CMOS Input Compatible Power Driver**
  - $R_{OUT} = 7\Omega$  Type
- **Direct Interface with Common PWM Control ICs**
- **Pin Equivalent to DS0026/DS0056; TSC426**

### Typical Applications

- Switching Power Supplies
- DC/DC Converters
- Motor Controllers

### Description


The ICL7667 is a dual monolithic high-speed driver designed to convert TTL level signals into high current outputs at voltages up to 15V. Its high speed and current output enable it to drive large capacitive loads with high slew rates and low propagation delays. With an output voltage swing only millivolts less than the supply voltage and a maximum supply voltage of 15V, the ICL7667 is well suited for driving power MOSFETs in high frequency switched-mode power converters. The ICL7667's high current outputs minimize power losses in the power MOSFETs by rapidly charging and discharging the gate capacitance. The ICL7667's input are TTL compatible and can be directly driven by common pulse-width modulation control ICs.

### Order Information


PART NUMBER	TEMPERATURE RANGE	PACKAGE
ICL7667CBA	0°C to +70°C	8 Pin SOIC
ICL7667CPA	0°C to +70°C	8 Pin Plastic
ICL7667CJA	0°C to +70°C	8 Pin Ceramic DIP
ICL7667CTV	0°C to +70°C	TO-99 Can
ICL7667MTV*	-55°C to +125°C	TO-99 Can
ICL7667MJA*	-55°C to +125°C	8 Pin Ceramic DIP

\* Add /883B to Part Number for 883B Processing


### Pinouts



8 LEAD DUAL-IN-LINE PACKAGE (PA, JA, BA)  
TOP VIEW



### Functional Diagram



# Specifications ICL7667

## Absolute Maximum Ratings

Supply Voltage $V_+$ to $V_-$ .....	15V
Input Voltage .....	$V_- - 0.3V$ to $V_+ + 0.3V$
Package Dissipation, $T_A + 25^\circ C$ .....	500mW
Storage Temperature Range .....	$-65^\circ C$ to $+150^\circ C$
Lead Temperature (Soldering 10s) .....	$+300^\circ C$

### Linear Derating Factors

TO-99 .....	6.7mW/ $^\circ C$ above $50^\circ C$
Plastic DIP Package .....	5.6mW/ $^\circ C$ above $36^\circ C$
Ceramic DIP Package .....	6.7mW/ $^\circ C$ above $50^\circ C$

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

## Operating Temperature Range



ICL7667C .....	$0^\circ C$ to $+70^\circ C$	ICL7667M .....	$-55^\circ C$ to $+125^\circ C$
----------------	------------------------------	----------------	---------------------------------

## Electrical Specifications

PARAMETERS	SYMBOL	TEST CONDITIONS	ICL7667C, M			ICL7667M			UNITS
			$T_A = +25^\circ C$			$-55^\circ C \leq T_A \leq +125^\circ C$			
			MIN	TYP	MAX	MIN	TYP	MAX	
<b>DC SPECIFICATIONS</b>									
Logic 1 Input Voltage	$V_{IH}$	$V_{CC} = 4.5V$	2.0	-	-	2.0	-	-	V
Logic 1 Input Voltage	$V_{IH}$	$V_{CC} = 15V$	2.0	-	-	2.0	-	-	V
Logic 0 Input Voltage	$V_{IL}$	$V_{CC} = 4.5V$	-	-	0.8	-	-	0.5	V
Logic 0 Input Voltage	$V_{IL}$	$V_{CC} = 15V$	-	-	0.8	-	-	0.5	V
Input Current	$I_{IL}$	$V_{CC} = 15V, V_{IN} = 0V$ and $15V$	-0.1	-	0.1	-0.1	-	0.1	$\mu A$
Output Voltage High	$V_{OH}$	$V_{CC} = 4.5V$ and $15V$	$V_{CC}$ -0.05	$V_{CC}$	-	$V_{CC}$ -0.1	-	-	V
Output Voltage Low	$V_{OL}$	$V_{CC} = 4.5V$ and $15V$	-	0	0.05	-	-	0.1	V
Output Resistance	$R_{OUT}$	$V_{IN} = V_{IL}, I_{OUT} = -10mA, V_{CC} = 15V$	-	7	10	-	-	12	$\Omega$
Output Resistance	$R_{OUT}$	$V_{IN} = V_{IH}, I_{OUT} = 10mA, V_{CC} = 15V$	-	8	12	-	-	13	$\Omega$
Power Supply Current	$I_{CC}$	$V_{CC} = 15V, V_{IN} = 3V$ both inputs	-	5	7	-	-	8	mA
Power Supply Current	$I_{CC}$	$V_{CC} = 15V, V_{IN} = 0V$ both inputs	-	150	400	-	-	400	$\mu A$
<b>SWITCHING SPECIFICATIONS</b>									
Delay Time	$T_{D2}$	Figure 3	-	35	50	-	-	60	ns
Rise Time	$T_R$	Figure 3	-	20	30	-	-	40	ns
Fall Time	$T_F$	Figure 3	-	20	30	-	-	40	ns
Delay Time	$T_{D1}$	Figure 3	-	20	30	-	-	40	ns


\* NOTE: All typical values have been characterized but are not tested.

## Test Circuits




Typical Performance Characteristics


RISE AND FALL TIMES vs.  $C_L$




$T_{D1}$ ,  $T_{D2}$  vs. TEMPERATURE




$T_R$ ,  $T_F$  vs. TEMPERATURE




$I_{CC}$  vs.  $C_L$



$I_{CC}$  vs. FREQUENCY





NO LOAD  $I_{CC}$  vs. FREQUENCY





## Typical Performance Characteristics (Continued)



### Detailed Description

The ICL7667 is a dual high-power CMOS inverter whose inputs respond to TTL levels while the outputs can swing as high as 15V. Its high output current enables it to rapidly charge and discharge the gate capacitance of power MOSFETs, minimizing the switching losses in switchmode power supplies. Since the output stage is CMOS, the output will swing to within millivolts of both ground and  $V_{CC}$  without any external parts or extra power supplies as required by the DS0026/56 family. Although most specifications are at  $V_{CC} = 15V$ , the propagation delays and specifications are almost independent of  $V_{CC}$ .

In addition to power MOS drivers, the ICL7667 is well suited for other applications such as bus, control signal, and clock drivers on large memory of microprocessor boards, where the load capacitance is large and low propagation delays are required. Other potential applications include peripheral power drivers and charge-pump voltage inverters.

### Input Stage

The input stage is a large N-channel FET with a P-channel constant-current source. This circuit has a threshold of about 1.5V, relatively independent of the  $V_{CC}$  voltage. This means that the inputs will be directly compatible with TTL over the entire 4.5V - 15V  $V_{CC}$  range. Being CMOS, the inputs draw less than 1 $\mu$ A of current over the entire input voltage range of ground to  $V_{CC}$ . The quiescent current or no load supply current of the ICL7667 is affected by the input voltage, going to nearly zero when the inputs are at the 0 logic level and rising to 7mA maximum when both inputs are at the 1 logic level. A small amount of hysteresis, about 50mV to 100mV at the input, is generated by positive feedback around the second stage.

### Output Stage

The ICL7667 output is a high-power CMOS inverter, swinging between ground and  $V_{CC}$ . At  $V_{CC} = 15V$ , the output impedance of the inverter is typically 7 $\Omega$ . The high peak current capability of the ICL7667 enables it to drive a 1000pF load with a rise time of only 40ns. Because the output stage impedance is very low, up to 300mA will flow through the series N- and P-channel output devices (from

$V_{CC}$  to ground) during output transitions. This crossover current is responsible for a significant portion of the internal power dissipation of the ICL7667 at high frequencies. It can be minimized by keeping the rise and fall times of the input to the ICL7667 below 1 $\mu$ s.

### Application Notes

Although the ICL7667 is simply a dual level-shifting inverter, there are several areas to which careful attention must be paid.

#### Grounding

Since the input and the high current output current paths both include the ground pin, it is very important to minimize and common impedance in the ground return. Since the ICL7667 is an inverter, any common impedance will generate negative feedback, and will degrade the delay, rise and fall times. Use a ground plane if possible, or use separate ground returns for the input and output circuits. To minimize any common inductance in the ground return, separate the input and output circuit ground returns as close to the ICL7667 as is possible.

#### Bypassing

The rapid charging and discharging of the load capacitance requires very high current spikes from the power supplies. A parallel combination of capacitors that has a low impedance over a wide frequency range should be used. A 4.7 $\mu$ F tantalum capacitor in parallel with a low inductance 0.1 $\mu$ F capacitor is usually sufficient bypassing.

#### Output Damping

Ringing is a common problem in any circuit with very fast rise or fall times. Such ringing will be aggravated by long inductive lines with capacitive loads. Techniques to reduce ringing include:

1. Reduce inductance by making printed circuit board traces as short as possible.
2. Reduce inductance by using a ground plane or by closely coupling the output lines to their return paths.
3. Use a 10 $\Omega$  to 30 $\Omega$  resistor in series with the output of the ICL7667. Although this reduces ringing, it will also slightly increase the rise and fall times.

4. Use good bypassing techniques to prevent supply voltage ringing.

**Power Dissipation**

The power dissipation of the ICL7667 has three main components:

1. Input inverter current loss
2. Output stage crossover current loss
3. Output stage  $I^2R$  power loss

The sum of the above must stay within the specified limits for reliable operation.

As noted above, the input inverter current is input voltage dependent, with an  $I_{CC}$  of 0.1mA maximum with a logic 0 input and 6mA maximum with a logic 1 input.

The output stage crowbar current is the current that flows through the series N- and P-channel devices that form the output. This current, about 300mA, occurs only during output transitions. **Caution:** The inputs should never be allowed to remain between  $V_{IL}$  and  $V_{IH}$  since this could leave the output stage in a high current mode, rapidly leading to destruction of the device. If only one of the drivers is being used, be sure to tie the unused input to a ground. **NEVER** leave an input floating. The average supply current drawn by the output stage is frequency dependent, as can be seen in  $I_{CC}$  vs. Frequency graph in the Typical Characteristics Graphs.

The output stage  $I^2R$  power dissipation is nothing more than the product of the output current times the voltage drop across the output device. In addition to the current drawn by any resistive load, there will be an output current due to the charging and discharging of the load capacitance. In most high frequency circuits the current used to charge and discharge capacitance dominates, and the power dissipation is approximately

$$P_{AC} = CV_{CC}^2f$$

where C = Load Capacitance, f = Frequency

In cases where the load is a power MOSFET and the gate drive requirement are described in terms of gate charge, the ICL7667 power dissipation will be

$$P_{AC} = Q_G V_{CC} f$$

where  $Q_G$  = Charge required to switch the gate, in Coulombs, f = Frequency.

**Power MOS Driver Circuits**

**Power MOS Driver Requirements**

Because it has a very high peak current output, the ICL7667 the at driving the gate of power MOS devices. The high current output is important since it minimizes the time the power MOS device is in the linear region. Figure 4 is a typical curve of charge vs. gate voltage for a power MOSFET. The flat region is caused by the Miller capacitance, where the drain-to-gate capacitance is multiplied by the voltage gain of the FET. This increase in capacitance occurs while the power MOSFET is in the linear

region and is dissipating significant amounts of power. The very high current output of the ICL7667 is able to rapidly overcome this high capacitance and quickly turns the MOSFET fully on or off.




FIGURE 4: MOSFET GATE DYNAMIC CHARACTERISTICS

**Direct Drive of MOSFETs**

Figure 6 shows interfaces between the ICL7667 and typical switching regulator ICs. Note that unlike the DS0026, the ICL7667 does not need a dropping resistor and speedup capacitor between it and the regulator IC. The ICL7667, with its high slew rate and high voltage drive can directly drive the gate of the MOSFET. The 1527 IC is the same as the 1525 IC, except that the outputs are inverted. This inversion is needed since ICL7667 is an inverting buffer.

**Transformer Coupled Drive of MOSFETs**

Transformers are often used for isolation between the logic and control section and the power section of a switching regulator. The high output drive capability of the ICL7667 enables it to directly drive such transformers. Figure 6 shows a typical transformer coupled drive circuit. PWM ICs with either active high or active low output can be used in this circuit, since any inversion required can be obtained by reversing the windings on the secondaries.

**Buffered Drivers for Multiple MOSFETs**

In very high power applications which use a group of MOSFETs in parallel, the input capacitance may be very large and it can be difficult to charge and discharge quickly. Figure 8 shows a circuit which works very well with very large capacitance loads. When the input of the driver is zero, Q1 is held in conduction by the lower half of the ICL7667 and Q2 is clamped off by Q1. When the input goes positive, Q1 is turned off and a current pulse is applied to the gate of Q2 by the upper half of the ICL7667 through the transformer, T1. After about 20ns, T1 saturates and Q2 is held on by its own  $C_{gs}$  and the bootstrap circuit of C1, D1 and R1. This bootstrap circuit may not be needed at frequencies greater than 10kHz since the input capacitance of Q2 discharges slowly.

# ICL7667





FIGURE 5. DIRECT DRIVE OF MOSFET GATES




FIGURE 6. TRANSFORMER COUPLED DRIVE CIRCUIT




FIGURE 7. VERY HIGH SPEED DRIVER





FIGURE 8. VOLTAGE INVERTER

OUTPUT CURRENT vs. OUTPUT VOLTAGE



## Other Applications

### Relay and Lamp Drivers

The ICL7667 is suitable for converting low power TTL or CMOS signals into high current, high voltage outputs for relays, lamps and other loads. Unlike many other level translator/driver ICs, the ICL7667 will both source and sink current. The continuous output current is limited to 200mA by the  $I^2R$  power dissipation in the output FETs.

### Charge Pump or Voltage Inverters and Doublers

The low output impedance and wide  $V_{CC}$  range of the ICL7667 make it well suited for charge pump circuits. Figure 8 shows a typical charge pump voltage inverter circuit and a typical performance curve. A common use of this circuit is to provide a low current negative supply for analog circuitry or RS232 drivers. With an input voltage of +15V, this circuit will deliver 20mA at -12.6V. By increasing the size of the capacitors, the current capability can be increased and the voltage loss decreased. The practical range of the input frequency is 500Hz to 250kHz. As the frequency goes up, the charge pump capacitors can be made smaller, but the internal losses in the ICL7667 will rise, reducing the circuit efficiency.

Figure 9, a voltage doubler, is very similar in both circuitry and performance. A potential use of Figure 8 would be to supply the higher voltage needed for EEPROM or EPROM programming.

### Clock Driver

Some microprocessors (such as the 68XX and 65XX families) use a clock signal to control the various LSI peripherals of the family. The ICL7667's combination of low propagation delay, high current drive capability and wide voltage swing make it attractive for this application. Although the ICL7667 is primarily intended for driving power MOSFET gates at 15V, the ICL7667 also works well as a 5V high-speed buffer. Unlike standard 4000 series CMOS, the ICL7667 uses short channel length FETs and the ICL7667 is only slightly slower at 5V than at 15V.




FIGURE 9. VOLTAGE DOUBLER

May 1992

## Half-Bridge 500V<sub>DC</sub> Driver

### Features

- Maximum Rating .....500V
- Ability to Interface and Drive Standard and Current Sensing n-Channel Power MOSFET/IGBT Devices
- Creation and Management of a Floating Power Supply for Upper Rail Drive
- Simultaneous Conduction Lockout
- Overcurrent Protection
- Single Low Current Bias Supply Operation
- Latch Immune CMOS Logic
- Peak Drive in Excess of 0.5 Amp


### Description

The SP600 is a smart power high voltage integrated circuit (HVIC) optimized to drive MOS gated power devices in half-bridge topologies. It provides the necessary control and management for PWM motor drive, power supply, and UPS applications.


### Ordering Information

PART	TEMPERATURE	PACKAGE
SP600	-40°C to +85°C	22 Pin Plastic DIP

### Pinout



### Functional Block Diagram



# Specifications SP600

**Absolute Maximum Ratings** Full Temperature Range, All Voltage Referenced to  $V_{SS}$  Unless Otherwise Noted. Notes 1, 2.

Low Voltage Power Supply,  $V_{BIAS}$  (Note 1) ..... 18V<sub>DC</sub>  
 Floating Low Voltage Boot Strap ..... 18V<sub>DC</sub>  
 Power Supply to Phase,  $V_{BS}$   
 Low Voltage Signal Pins  
 Fault,  $I_{TRIP\_SEL}$ ,  $V_{DD}$ ,  $TRIP_L$ ,  $CL1$ ,  $G2L$  ..... -0.5V<sub>DC</sub> to  $V_{DD} + 0.5$   
 $G1L$ ,  $D1L$ ,  $V_{DF\_TOP}$ ,  $BOT$   
 $CL2$ ,  $TRIP_U$ ,  $G1U$ ,  $G2U$ ,  $D1U$  to Phase ..... -0.5V<sub>DC</sub> to  $V_{BS} + 0.5$   
 High Voltage Pins  
 Phase,  $V_{PHASE}$  ..... 500V<sub>DC</sub>  
 ( $V_{BS}$ ,  $V_{OUT}$ ,  $TRIP_U$ ,  $CL2$ ,  $G2U$  &  $D1U$ : 0V-18V Higher Than Phase)  
 Dynamic High Voltage Rating Phase, ..... 10,000V/ $\mu$ s  
 $DV_{PHASE/dt}$

**Power Dissipation and Thermal Characteristics**

Thermal Resistance, Junction-to-Ambient  $\theta_{JA}$   
 Plastic DIP Package 75°C/W  
 Maximum Package Power Dissipation at  $T_A = +85^\circ\text{C}$ ,  $P_O$   
 Plastic DIP Package ..... 500mW  
 Operating Ambient Temperature Range,  $T_A$  ..... -25°C to +85°C  
 Storage Temperature Range,  $T_S$  ..... -40°C to +150°C

**NOTES:**

- Care must be taken in the application of  $V_{BIAS}$  as not to impose high peak dissipation demands on a relatively small metallized noise dropping resistor ( $R_{ND}$ ). Prolonged high peak currents may result if +15V<sub>DC</sub> is applied abruptly and/or if the local bypass capacitor  $C_{DD}$  is large. It is suggested that  $C_{DD}$  be  $\leq 10$ MF. If it is desirable to switch the 15V<sub>DC</sub> source or if a  $C_{DD}$  is larger, additional series impedance may be required.
- Consult factory for additional package offerings.

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

**Electrical Specifications**

( $V_{BIAS} = 15$ V, Pulsed <300ms), Unless Otherwise Noted, All Parameters Referenced to  $V_{SS}$  Except  $TRIP_U$ ,  $CL2$ ,  $G1U$ ,  $D1U$ , &  $V_{BS}$  Referenced to PHASE. DF:  $V_{DF}$  to  $V_{BS}$ , CF:  $V_{BS}$  to PHASE

PARAMETER	SYMBOL	TEMP	MIN	TYP	MAX	UNITS
<b>DC CHARACTERISTICS</b>						
Input Current (5V < $V_{TOP}$ , $V_{BOT}$ , $V_{TRIP\_SEL}$ < 15V)	$I_{IN}$	+25°C	-	20	30	$\mu$ A
		-40°C to +85°C	-	30	33	$\mu$ A
$I_{BIAS}$ Quiescent Current (All Inputs Low)	$I_{BIASL}$	+25°C	-	1.7	2.05	mA
		-40°C to +85°C	-	1.7	2.1	mA
$I_{BIAS}$ Quiescent Current ( $V_{OUT} \geq V_{BIAS}$ , and All Inputs Low)	$I_{BIASH}$	+25°C	-	1.7	2.05	mA
		-40°C to +85°C	-	1.7	2.1	mA
$I_{BS}$ Quiescent Current Bootstrap Supply	$I_{BS}$	+25°C	-	875	1000	$\mu$ A
		-40°C to +85°C	-	900	1060	$\mu$ A
TOP Threshold Level	$V_{TOP}$	+25°C	7	8	9	V
		-40°C to +85°C	6.95	8	9.1	V
BOTTOM Threshold Level	$V_{BOT}$	+25°C	7	8	9	V
		-40°C to +85°C	6.9	8	9.1	V
Current Trip Select Threshold Level	$V_{TRIP\_SEL}$	+25°C	7	8	9	V
		-40°C to +85°C	6.95	8	9.1	V
Trip Lower and Upper Comparator Threshold Level - Normal ( $I_{TRIP\_SEL} = V_{SS}$ )	$V_{TRIP\_LU_N}$	+25°C	90	105	125	mV
		-40°C to +85°C	90	105	127	mV
Trip Lower and Upper Comparator Threshold Level - Boost ( $I_{TRIP\_SEL} = V_{DD}$ ) % of Measured $V_{TRIP\_LU_N}$	$V_{TRIP\_LU_B}$	+25°C	110	130	150	%
		-40°C to +85°C	109	130	152	%
Under Voltage Lockout Thresholds ( $V_{DD}$ & $V_{BS}$ )	$V_{LOCK}$	+25°C	9	10	11.5	V
		-40°C to +85°C	9.7	10.5	11.8	V
Phase Out of Status Voltage Threshold (PHASE)	$V_{OSVT}$	+25°C	5	7	9	V
		-40°C to +85°C	4.7	7	9.6	V
Faultbar Impedance at $I_{FBAR} = 1$ mA	RF	+25°C	500	760	1000	$\Omega$
		-40°C to +85°C	450	760	1100	$\Omega$

## Specifications SP600

**Electrical Specifications** ( $V_{BIAS} = 15V$ , Pulsed <300ms), Unless Otherwise Noted, All Parameters Referenced to  $V_{SS}$  Except TRIP<sub>U</sub>, CL2, G1U, D1U, &  $V_{BS}$  Referenced to PHASE. DF:  $V_{DF}$  to  $V_{BS}$ , CF:  $V_{BS}$  to PHASE

PARAMETER	SYMBOL	TEMP	MIN	TYP	MAX	UNITS
Upper/Lower Source Impedances ( $I_{SOURCE} = 10mA$ )	$R_{SO LU}$	+25°C	12	17	23	$\Omega$
		-40°C to +85°C	7	17	29	$\Omega$
Upper/Lower Sink Impedances ( $I_{SINK} = 10mA$ )	$R_{SI LU}$	+25°C	8	12	16	$\Omega$
		-40°C to +85°C	5	12	20	$\Omega$
Bootstrap Supply Current Limiting Impedance	$R_{BS}$	+25°C	2	3.5	5	$\Omega$
		-40°C to +85°C	1.4	3.5	5.6	$\Omega$
Noise Dropping Resistor Impedance	$R_{ND}$	+25°C	6	10	14	$\Omega$
		-40°C to +85°C	5.4	10	14.6	$\Omega$
High Voltage Leakage (500V $V_{BS}$ , $V_{OUT}$ , PHASE, TRIP <sub>U</sub> , CL2, G1U, G2U, & D1U to $V_{SS}$ . All other Pins at $V_{SS}$ )	$I_{LK}$	+25°C	-	1	3	$\mu A$
		-40°C to +85°C	-	1	3	$\mu A$
Miller Clamp Diodes; D1U and D1L ( $I_D = 10mA$ )	$V_{D1U/L}$	+25°C	1.05	1.4	1.7	V
		-40°C to +85°C	1.05	1.4	1.7	V
Noise Clamping Zeners; CL2 and CL1 ( $I_Z = 10mA$ )	$V_{CL2/1-Low}$	+25°C	6.35	6.61	6.85	V
		-40°C to +85°C	6.15	6.61	7.15	V
Noise Clamping Zeners; CL2 and CL1 ( $I_Z = 50mA$ )	$V_{CL2/1-High}$	+25°C	7.7	8.1	8.7	V
$V_{OUT}$ Limiting Resistance	$R_O$	+25°C	2	3.5	5	$\Omega$
		-40°C to +85°C	1.4	3.5	5.6	$\Omega$

NOTE: Maximum Steady State + 15V<sub>DC</sub> Supply Current =  $I_{BIASL} + I_{BS}$

**Switching Characteristics** (All Referenced to  $V_{SS}$ , Except: Trip<sub>U</sub>, CL2, G1U, G2U, And D1U Referenced to PHASE. DF:  $V_{DF}$  to  $V_{BS}$ , CF:  $V_{BS}$  to PHASE)

PARAMETER	SYMBOL	TEMP	MIN	TYP	MAX	UNITS
Refresh One Shot Timer	$t_{REF}$	+25°C	200	350	500	$\mu s$
		-40°C to +85°C	180	350	540	$\mu s$
Delay Time of Trip I/u Voltage ( $I_{TRIP}$ sel. low) to G2U/G2L Low (50% Overdrive)	$t_{OFFTN}$	+25°C	2	3	4	$\mu s$
		-40°C to +85°C	1.85	3	4.35	$\mu s$
Delay Time of Trip I Voltage ( $I_{TRIP}$ sel. low) to Faultbar Low	$t_{FN}$	+25°C	2	3	4	$\mu s$
		-40°C to +85°C	1.85	3	4.35	$\mu s$
Delay Time of Phase Out of Status to Faultbar Low (TOP High)	$t_{OSVF}$	+25°C	500	700	900	ns
		-40°C to +85°C	400	700	1050	ns
Minimum Logic Input Pulse Width: TOP & BOTTOM	$t_{MINIW}$	+25°C	300	430	600	ns
		-40°C to +85°C	275	430	660	ns
Minimum G1U/G1L On Time	$t_{ON}$	+25°C	1.6	2.3	3.1	$\mu s$
		-40°C to +85°C	1.5	2.4	3.4	$\mu s$
Minimum Pulsed Off Time, G2U/G2L	$t_{OFF}$	+25°C	1.3	2.0	3.4	$\mu s$
		-40°C to +85°C	1.05	2.1	3.9	$\mu s$
Turn On Delay Time of G1U (BISTATE MODE)	$t_{OND}$	+25°C	2.5	3.2	4.5	$\mu s$
		-40°C to +85°C	2.1	3.3	5.2	$\mu s$
Turn On Delay Time of G1L (BISTATE MODE)	$t_{OND}$	+25°C	2.5	3.2	4.5	$\mu s$
		-40°C to +85°C	2.1	3.3	5.2	$\mu s$

## Specifications SP600

**Switching Characteristics** (All Referenced to  $V_{SS}$ , Except:  $t_{rip,u}$ , CL2, G1U, G2U, And D1U Referenced to PHASE.  $D_F$ :  $V_{DF}$  to  $V_{BS}$ ,  $C_F$ :  $V_{BS}$  to PHASE) (Continued)



PARAMETER	SYMBOL	TEMP	MIN	TYP	MAX	UNITS
Turn On Delay Time of G1U (TRISTATE MODE)	$t_{ONP}$	+25°C	0.75	1.0	1.5	$\mu s$
		-40°C to +85°C	0.60	1.1	1.75	$\mu s$
Turn On Delay Time of G1L (TRISTATE MODE)	$t_{ONP}$	+25°C	0.75	1.0	1.5	$\mu s$
		-40°C to +85°C	0.60	1.1	1.75	$\mu s$
Turn Off Delay Time of G2U and G2L	$t_{OFFD}$	+25°C	0.75	1.0	1.45	$\mu s$
		-40°C to +85°C	0.60	1.1	1.75	$\mu s$
Minimum Dead Time: G1U off to G1L on, or G1L off to G1U on (BISTATE MODE)	$t_{D,T}$	+25°C	1.5	2.5	3.5	$\mu s$
		-40°C to +85°C	1.2	2.6	4	$\mu s$
Fault Reset Delay to Clear Faultbar	$t_{R,T}$	+25°C	3.4	4.5	6.6	$\mu s$
		-40°C to +85°C	3.15	4.8	7.4	$\mu s$
Rise Time of Upper & Lower Driver (Load = 2000pF)	$t_{R,U/L}$	+25°C	25	50	100	ns
		-40°C to +85°C	15	50	115	ns
Fall Time of Upper & Lower Driver (Load = 2000pF)	$t_{F,U/L}$	+25°C	25	50	100	ns
		-40°C to +85°C	15	50	115	ns

**Recommended Operating Conditions and Functional Pin Description** (All Voltages Referenced to  $V_{SS}$ , Unless Otherwise Noted. See Figure 1)

PARAMETER	CONDITION
Faultbar	Open Drain Fault Indicator Output
$I_{TRIP\ SELECT}$	Digital Input Command to Increase TRIP L and U Threshold by 30%
$V_{BIAS}$	14.5V to 16.5V with 15V nominal, $\approx 1.5mA$ DC BIAS Current
$V_{DD}$	$C_{DD}$ to $V_{SS}$
$V_{SS}$	COMMON
Trip I	100mV Signal to Shut Off LOWER Drive and Trigger a Fault Output
CL1	Lower Noise Clamp Zener
G2L & G1L	Low Impedance Driver Designed to Drive Power MOS Transistors (LOWER)
$V_{DF}$	Current Limiting Charging Resistor for Bootstrap Capacitor Power Supply
$V_{BS}$	Bootstrap Supply, Normally a Diode Drop Below $V_{DD}$ Voltage with Respect to the Floating PHASE Reference
$V_{OUT}$	Load Connection Node
Phase	Floating Reference Point for High Side Control Circuitry: $V_{BS}$ , $TRIP_U$ , CL2, G1U, G2U & D1U
$TRIP_U$	100mV Signal, Referenced to PHASE, to Shut Off UPPER Drive
CL2	Upper Noise Clamp Zener
G2U & G1U	Low Impedance Driver Designed to Drive Power MOS Transistors (UPPER)
Top	Digital Input to Command the UPPER On
Bot	Digital Input to Command the LOWER On
D1U	Miller Clamp UPPER to $V_{BS}$
D1L	Miller Clamp LOWER to $V_{DD}$



**Timing Diagram**



TRISTATE MODE SLOWER THAN REFRESH ONE SHOT TIMER  
NOTE: BOT switching not relevant.

BISTATE MODE SLOWER THAN REFRESH ONE SHOT TIMER

**Typical Circuit Configuration**

TRUTH TABLE  
Applicable to Typical Circuit Configuration (Figure 1)

INPUTS						OUTPUTS		
TOP	BOT	TRIP <sub>L</sub>	TRIP <sub>U</sub>	PHASE	V <sub>BIAS</sub>	UPPER	LOWER	FAULT BAR
0	0	0	X	X	1	0	0	1
1	1	0	0	1	1	1	0	1
1	1	0	1	1	1	0	0	0
1	1	0	X	0	1	0	0	0
X	X	1	X	X	1	0	0	0
0	1	0	X	X	1	0	1	1
1	0	0	X	X	1	0	0	1
X	X	X	X	X	0	0	0	0

NOTE: 0 = False, 1 = True, X = Don't Care

# SP600




FIGURE 1. TYPICAL CIRCUIT CONFIGURATION

LEGEND		
Application Specific	$R_{CU}$	Upper Gate Charging Resistor
Application Specific	$R_{DU}$	Upper Gate Discharge Resistor
Application Specific	$R_{PU}$	Upper Current Pilot Resistor
Application Specific	$R_{CL}$	Lower Gate Charging Resistor
Application Specific	$R_{DL}$	Lower Gate Discharging Resistor
Application Specific	$R_{PL}$	Lower Current Pilot Resistor
$3\mu F @ \geq 15V_{DC}$	$C_{DD}$	Local LV Filter Capacitor
$0.22\mu F$ Ceramic X7R @ $\geq 15V_{DC}$	$C_F$	Flying Capacitor for Bootstrap Supply
Harris P/N A114M or Equiv PRV $\geq V_{LINK}$	$D_F$	Flying Diode for Bootstrap Supply

Refer to 'Additional Product Offerings' for information concerning power output devices.

## Functional Description

The SP600 provides a flexible, digitally controlled power function which is intended to be used as PWM drivers of n-channel MOSFETs and/or IGBTs for up to 240VAC line rectified totem-pole applications. The CMOS driveable inputs are filtered and captured by the control logic to determine the output state. The logic includes fixed timing to prohibit simultaneous conduction of the external power switches and, thru the  $V_{OUT}$  sense detector, verifies the output voltage state is in agreement with the controlled inputs. The > 11VDC floating power supply required to drive the upper rail external power device is created and managed by the HVIC through Cf and Df. This capacitor is refreshed from the  $V_{DD}$  supply each time  $V_{OUT}$  goes low. If the upper channel is commanded on for a long period of time, the bootstrap capacitor Cf is automatically refreshed by bringing  $V_{OUT}$  low. This is accomplished by turning off the upper rail MOSFET/IGBT, momentarily turning on the lower rail output device, followed by returning control back to the upper switch. Otherwise, Cf would gradually deplete its charge allowing the upper switch to come out of saturation. The upper and lower gate drivers allow for controlled charge and discharge rates as well as facilitate the use of nearly lossless current sensing power MOS devices. The over current trip level can be boosted 30% on a pulse by pulse basis by logic level '1' applied to  $I_{TRIP\ SELECT}$ . A **FAULT** output signal is generated when any of the following occurs:

- V bias is low
- Over current is detected
- V phase doesn't agree with the input signal

Reset of **FAULT** is provided by externally removing power or by holding both TOP and BOT inputs low for the required reset time ( $t_{rt\ MAX}$ ).

Each application can be individually optimized by the selection of external components tailored to ensure proper overall system operation including:

Determining the ratings and sizing of MOSFETs and IGBTs, mixed or matched, as well as flyback diodes (FBD).

The selection of separate gate charge ( $R_C$ ) & discharge ( $R_D$ ) impedance chosen per the load capacitance, frequency of operation, and  $D_f/D_T$  dependent recovery characteristics of the associated FBDs.  $R_D$  should also be sized to prevent simultaneous bridge conduction by ensuring gate discharge in the allotted turn off pulse width ( $t_{OFF\ MIN}$ ).

The selection of over current detection resistors ( $R_P$ ), compatible with current sense MOSFETs/IGBTs or shunt(s) may be used.

For the floating bootstrap supply  $D_F$  &  $C_F$  must be determined.  $D_F$  must support the worse case system bus voltage and handle the charging currents of  $C_F$ . Proper selection should take into consideration  $T_{RR}$  and  $T_{FR}$  per the desired operating frequency. Proper selection of  $C_F$  is a trade off between the minimum  $t_{ON}$  time of the lower rail to charge up the capacitor, the amount of charge transfer required by the load, and cost. Due to automatic refresh the capacitor is replenished every 350 $\mu$ s TYP (or even sooner if input commands the TOP to switch at a faster repetition rate).

The local filter capacitor ( $C_{DD}$ ) should be sized sufficiently large enough to transfer the charge to  $C_F$  without causing a significant droop in  $V_{DD}$ . As a rule of thumb it should be at least 10 times larger than  $C_F$  and be located adjacent to the  $V_{DD}$  and  $V_{SS}$  pins to minimize series resistance and inductance.

Refer to Application Note AN-8829 for more details about module operation and selection of external components.

May 1992

## Half-Bridge 500V<sub>DC</sub> Driver

### Features

- Maximum Rating .....500V
- Ability to Interface and Drive Standard and Current Sensing N-Channel Power MOSFET/IGBT Devices
- Creation and Management of a Floating Power Supply for Upper Rail Drive
- Simultaneous Conduction Lockout
- Overcurrent Protection
- Single Low Current Bias Supply Operation
- Latch Immune CMOS Logic
- Peak Drive In Excess of 0.5 Amp


### Description

The SP601 is a smart power high voltage integrated circuit (HVIC) optimized to drive MOS gated power devices in half-bridge topologies. It provides the necessary control and management for PWM motor drive, power supply, and UPS applications.


### Ordering Information

PART	TEMPERATURE	PACKAGE
SP601	-40°C to +85°C	22 Pin Plastic DIP

### Pinout

 22 PIN DIP  
 TOP VIEW


### Functional Block Diagram



## Specifications SP601

**Absolute Maximum Ratings** Full Temperature Range, All Voltage Referenced to  $V_{SS}$  Unless Otherwise Noted. Notes 1, 2.

Low Voltage Power Supply, $V_{BIAS}$ (Note 1) .....	18V <sub>DC</sub>
Floating Low Voltage Boot Strap .....	18V <sub>DC</sub>
Power Supply to Phase, $V_{BS}$	
Low Voltage Signal Pins	
Fault, $I_{TRIP\_SEL}$ , $V_{DD}$ , $TRIP_L$ , CL1, G2L .....	-0.5V <sub>DC</sub> to $V_{DD}$ +0.5
G1L, D1L, $V_{DF}$ , TOP, BOT	
CL2, $TRIP_U$ , G1U, G2U, D1U to Phase .....	-0.5V <sub>DC</sub> to $V_{BS}$ +0.5
High Voltage Pins	
Phase, $V_{PHASE}$ .....	500V <sub>DC</sub>
( $V_{BS}$ , $V_{OUT}$ , $TRIP_U$ , CL2, G2U & D1U: 0V-18V Higher Than Phase)	
Dynamic High Voltage Rating Phase, .....	10,000V/ $\mu$ s
$DV_{PHASE}/dt$	

### Power Dissipation and Thermal Characteristics

Thermal Resistance, Junction-to-Ambient	$\theta_{ja}$
Plastic DIP Package	75°C/W
Maximum Package Power Dissipation at $T_A = +85^\circ\text{C}$ , $P_O$	
Plastic DIP Package .....	500mW
Operating Ambient Temperature Range, $T_A$ .....	-25°C to +85°C
Storage Temperature Range, $T_S$ .....	-40°C to +150°C

**NOTES:**

- Care must be taken in the application of  $V_{BIAS}$  as not to impose high peak dissipation demands on a relatively small metallized noise dropping resistor ( $R_{ND}$ ). Prolonged high peak currents may result if +15V<sub>DC</sub> is applied abruptly and/or if the local bypass capacitor  $C_{DD}$  is large. It is suggested that  $C_{DD}$  be  $\leq 10\text{MFD}$ . If it is desirable to switch the 15V<sub>DC</sub> source or if a  $C_{DD}$  is larger, additional series impedance may be required.
- Consult factory for additional package offerings.

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

**Electrical Specifications** ( $V_{BIAS} = 15\text{V}$ , Pulsed <300ms), Unless Otherwise Noted, All Parameters Referenced to  $V_{SS}$  Except  $TRIP_U$ , CL2, G1U, D1U, &  $V_{BS}$  Referenced to PHASE. DF:  $V_{DF}$  to  $V_{BS}$ , CF:  $V_{BS}$  to PHASE

PARAMETER	SYMBOL	TEMP	MIN	TYP	MAX	UNITS
<b>DC CHARACTERISTICS</b>						
Input Current (5V < $V_{TOP}$ , $V_{BOT}$ , $V_{TRIP\_SEL}$ < 15V)	$I_{IN}$	+25°C	-	20	30	$\mu\text{A}$
		-40°C to +85°C	-	30	33	$\mu\text{A}$
$I_{BIAS}$ Quiescent Current (All Inputs Low)	$I_{BIAS\_L}$	+25°C	-	1.7	2.05	mA
		-40°C to +85°C	-	1.7	2.1	mA
$I_{BIAS}$ Quiescent Current ( $V_{OUT} \geq V_{BIAS}$ , and All Inputs Low)	$I_{BIAS\_H}$	+25°C	-	1.7	2.05	mA
		-40°C to +85°C	-	1.7	2.1	mA
$I_{BS}$ Quiescent Current Bootstrap Supply	$I_{BS}$	+25°C	-	875	1000	$\mu\text{A}$
		-40°C to +85°C	-	900	1060	$\mu\text{A}$
ENABLE Threshold Level	$V_{TOP}$	+25°C	7	8	9	V
		-40°C to +85°C	6.95	8	9.1	V
UP/DN Threshold Level	$V_{BOT}$	+25°C	7	8	9	V
		-40°C to +85°C	6.95	8	9.1	V
Current Trip Select Threshold Level	$V_{TRIP\_SEL}$	+25°C	7	8	9	V
		-40°C to +85°C	6.95	8	9.1	V
Trip Lower and Upper Comparator Threshold Level - Normal ( $I_{TRIP\_SEL} = V_{SS}$ )	$V_{TRIP\_LU\_N}$	+25°C	90	105	125	mV
		-40°C to +85°C	90	105	127	mV
Trip Lower and Upper Comparator Threshold Level - Boost ( $I_{TRIP\_SEL} = V_{DD}$ ) % of Measured $V_{TRIP\_LU\_N}$	$V_{TRIP\_LU\_B}$	+25°C	110	130	150	%
		-40°C to +85°C	109	130	152	%
Under Voltage Lockout Thresholds ( $V_{DD}$ & $V_{BS}$ )	$V_{LOCK}$	+25°C	9	10	11.5	V
		-40°C to +85°C	9.7	10.5	11.8	V
Phase Out of Status Voltage Threshold (PHASE)	$V_{OSVT}$	+25°C	5	7	9	V
		-40°C to +85°C	4.7	7	9.6	V
Faultbar Impedance at $I_{FBAR} = 1\text{mA}$	RF	+25°C	500	760	1000	$\Omega$
		-40°C to +85°C	450	760	1100	$\Omega$

## Specifications SP601

**Electrical Specifications** ( $V_{BIAS} = 15V$ , Pulsed  $<300ms$ ), Unless Otherwise Noted, All Parameters Referenced to  $V_{SS}$  Except  $TRIP_U$ ,  $CL2$ ,  $G1U$ ,  $D1U$ , &  $V_{BS}$  Referenced to PHASE. DF:  $V_{DF}$  to  $V_{BS}$ .  
CF:  $V_{BS}$  to PHASE (Continued)

PARAMETER	SYMBOL	TEMP	MIN	TYP	MAX	UNITS
Upper/Lower Source Impedances ( $I_{SOURCE} = 10mA$ )	$R_{SO/LU}$	+25°C	12	17	23	$\Omega$
		-40°C to +85°C	7	17	29	$\Omega$
Upper/Lower Sink Impedances ( $I_{SINK} = 10mA$ )	$R_{SI/LU}$	+25°C	8	12	16	$\Omega$
		-40°C to +85°C	5	12	20	$\Omega$
Bootstrap Supply Current Limiting Impedance	$R_{BS}$	+25°C	2	3.5	5	$\Omega$
		-40°C to +85°C	1.4	3.5	5.6	$\Omega$
Noise Dropping Resistor Impedance	$R_{ND}$	+25°C	6	10	14	$\Omega$
		-40°C to +85°C	5.4	10	14.6	$\Omega$
High Voltage Leakage (500V $V_{BS}$ , $V_{OUT}$ , PHASE, $TRIP_U$ , $CL2$ , $G1U$ , $G2U$ , & $D1U$ to $V_{SS}$ . All other Pins at $V_{SS}$ )	$I_{LK}$	+25°C	-	1	3	$\mu A$
		-40°C to +85°C	-	1	3	$\mu A$
Miller Clamp Diodes; $D1U$ and $D1L$ ( $I_D = 10mA$ )	$V_{D1U/L}$	+25°C	1.05	1.4	1.7	V
		-40°C to +85°C	1.05	1.4	1.7	V
Noise Clamping Zeners; $CL2$ and $CL1$ ( $I_Z = 10mA$ )	$V_{CL2/1-Low}$	+25°C	6.35	6.61	6.85	V
		-40°C to +85°C	6.15	6.61	7.15	V
Noise Clamping Zeners; $CL2$ and $CL1$ ( $I_Z = 50mA$ )	$V_{CL2/1-High}$	+25°C	7.7	8.1	8.7	V
$V_{OUT}$ Limiting Resistance	$R_O$	+25°C	2	3.5	5	$\Omega$
		-40°C to +85°C	1.4	3.5	5.6	$\Omega$

NOTE: Maximum Steady State +15V<sub>DC</sub> Supply Current =  $I_{BIAS_L} + I_{BS}$

**Switching Characteristics** (All Referenced to  $V_{BS}$ , Except:  $TRIP_U$ ,  $CL2$ ,  $G1U$ ,  $G2U$ , And  $D1U$  Referenced to PHASE. DF:  $V_{DF}$  to  $V_{BS}$ ,  
CF:  $V_{BS}$  to PHASE)

PARAMETER	SYMBOL	TEMP	MIN	TYP	MAX	UNITS
Refresh One Shot Timer	$t_{REF}$	+25°C	200	350	500	$\mu s$
		-40°C to +85°C	180	350	540	$\mu s$
Delay Time of Trip I/u Voltage ( $I_{TRIP}$ sel. low) to $G2U/G2L$ Low (50% Overdrive)	$t_{OFFTN}$	+25°C	2	3	4	$\mu s$
		-40°C to +85°C	1.85	3	4.35	$\mu s$
Delay Time of Trip I Voltage ( $I_{TRIP}$ sel. low) to Faultbar Low	$t_{FN}$	+25°C	2	3	4	$\mu s$
		-40°C to +85°C	1.85	3	4.35	$\mu s$
Delay Time of Phase Out of Status to Faultbar Low (TOP High)	$t_{OSVF}$	+25°C	500	700	900	ns
		-40°C to +85°C	400	700	1050	ns
Minimum Logic Input Pulse Width: TOP & BOTTOM	$t_{MINIW}$	+25°C	300	430	600	ns
		-40°C to +85°C	275	430	660	ns
Minimum $G1U/G1L$ On Time	$t_{ON}$	+25°C	1.6	2.3	3.1	$\mu s$
		-40°C to +85°C	1.5	2.4	3.4	$\mu s$
Minimum Pulsed Off Time, $G2U/G2L$	$t_{OFF}$	+25°C	1.3	2.0	3.4	$\mu s$
		-40°C to +85°C	1.05	2.1	3.9	$\mu s$
Turn On Delay Time of $G1U$ (BISTATE MODE)	$t_{OND}$	+25°C	2.5	3.2	4.5	$\mu s$
		-40°C to +85°C	2.1	3.3	5.2	$\mu s$
Turn On Delay Time of $G1L$ (BISTATE MODE)	$t_{OND}$	+25°C	2.5	3.2	4.5	$\mu s$
		-40°C to +85°C	2.1	3.3	5.2	$\mu s$

## Specifications SP601



**Switching Characteristics** (All Referenced to  $V_{SS}$ , Except: Trip<sub>U</sub>, CL2, G1U, G2U, And D1U Referenced to PHASE. D<sub>F</sub>: V<sub>DF</sub> to V<sub>BS</sub>, C<sub>F</sub>: V<sub>BS</sub> to PHASE) (Continued)

PARAMETER	SYMBOL	TEMP	MIN	TYP	MAX	UNITS
Turn On Delay Time of G1U (TRISTATE MODE)	$t_{ON_D}$	+25°C	0.75	1.0	1.5	μs
		-40°C to +85°C	0.60	1.1	1.75	μs
Turn On Delay Time of G1L (TRISTATE MODE)	$t_{ON_D}$	+25°C	0.75	1.0	1.5	μs
		-40°C to +85°C	0.60	1.1	1.75	μs
Turn Off Delay Time of G2U and G2L	$t_{OFF_D}$	+25°C	0.75	1.0	1.45	μs
		-40°C to +85°C	0.60	1.1	1.75	μs
Minimum Dead Time: G1U off to G1L on, or G1L off to G1U on (BISTATE MODE)	$t_{D.T.}$	+25°C	1.5	2.5	3.5	μs
		-40°C to +85°C	1.2	2.6	4	μs
Fault Reset Delay to Clear Faultbar	$t_{R.T.}$	+25°C	3.4	4.5	6.6	μs
		-40°C to +85°C	3.15	4.8	7.4	μs
Rise Time of Upper & Lower Driver (Load = 2000pF)	$t_{R.U/L}$	+25°C	25	50	100	ns
		-40°C to +85°C	15	50	115	ns
Fall Time of Upper & Lower Driver (Load = 2000pF)	$t_{F.U/L}$	+25°C	25	50	100	ns
		-40°C to +85°C	15	50	115	ns

**Recommended Operating Conditions and Functional Pin Description** (All Voltages Referenced to  $V_{SS}$ , Unless Otherwise Noted. See Figure 1)

PARAMETER	CONDITION
Faultbar	Open Drain Fault Indicator Output
I <sub>TRIP SELECT</sub>	Digital Input Command to Increase TRIP L and U Threshold by 30%
V <sub>BIAS</sub>	14.5V to 16.5V with 15V nominal, ≅ 1.5mA DC BIAS Current
V <sub>DD</sub>	C <sub>DD</sub> to V <sub>SS</sub>
V <sub>SS</sub>	COMMON
Trip I	100mV Signal to Shut Off LOWER Drive and Trigger a Fault Output
CL1 ~	Lower Noise Clamp Zener
G2L & G1L	Low Impedance Driver Designed to Drive Power MOS Transistors (LOWER)
V <sub>DF</sub>	Current Limiting Charging Resistor for Bootstrap Capacitor Power Supply
V <sub>BS</sub>	Bootstrap Supply, Normally a Diode Drop Below V <sub>DD</sub> Voltage with Respect to the Floating PHASE Reference
V <sub>OUT</sub>	Load Connection Node
Phase	Floating Reference Point for High Side Control Circuitry: V <sub>BS</sub> , TRIP <sub>U</sub> , CL2, G1U, G2U & D1U
Trip <sub>U</sub>	100mV Signal, Referenced to PHASE, to Shut Off UPPER Drive
CL2	Upper Noise Clamp Zener
G2U & G1U	Low Impedance Driver Designed to Drive Power MOS Transistors (UPPER)
ENABLE	Digital Input to ENABLE the UP/DN Command to Turn on Top/Bottom Devices
UP/DN	Digital Input to Top/Bottom Device (If ENABLE is High)
D1U	Miller Clamp UPPER to V <sub>BS</sub>
D1L	Miller Clamp LOWER to V <sub>DD</sub>

**Timing Diagram**



TRISTATE MODE SLOWER THAN REFRESH ONE SHOT TIMER  
NOTE: BOT switching not relevant.

BISTATE MODE SLOWER THAN REFRESH ONE SHOT TIMER

**Typical Circuit Configuration**

TRUTH TABLE  
Applicable to Typical Circuit Configuration (Figure 1)

INPUTS						OUTPUTS		
UP/DN	ENABLE	TRIP <sub>L</sub>	TRIP <sub>U</sub>	PHASE	V <sub>BIAS</sub>	UPPER	LOWER	FAULT BAR
0	0	0	X	X	1	0	0	1
1	1	0	0	1	1	1	0	1
1	1	0	1	1	1	0	0	0
1	1	0	X	0	1	0	0	0
X	X	1	X	X	1	0	0	0
0	1	0	X	X	1	0	1	1
1	0	0	X	X	1	0	0	1
X	X	X	X	X	0	0	0	0

NOTE: 0 = False, 1 = True, X = Don't Care



# SP601




FIGURE 1. TYPICAL CIRCUIT CONFIGURATION

LEGEND		
Application Specific	$R_{CU}$	Upper Gate Charging Resistor
Application Specific	$R_{DU}$	Upper Gate Discharge Resistor
Application Specific	$R_{PU}$	Upper Current Pilot Resistor
Application Specific	$R_{CL}$	Lower Gate Charging Resistor
Application Specific	$R_{DL}$	Lower Gate Discharging Resistor
Application Specific	$R_{PL}$	Lower Current Pilot Resistor
$3\mu F @ \geq 15V_{DC}$	$C_{DD}$	Local LV Filter Capacitor
$0.22\mu F$ Ceramic X7R @ $\geq 15V_{DC}$	$C_F$	Flying Capacitor for Bootstrap Supply
Harris P/N A114M or Equiv PRV $\geq V_{LINK}$	$D_F$	Flying Diode for Bootstrap Supply

Refer to 'Additional Product Offerings' for information concerning power output devices.

## Functional Description

The SP601 provides a flexible, digitally controlled power function which is intended to be used as PWM drivers of n-channel MOSFETs and/or IGBTs for up to 240VAC line rectified totem-pole applications. The CMOS driveable inputs are filtered and captured by the control logic to determine the output state. The logic includes fixed timing to prohibit simultaneous conduction of the external power switches and, thru the  $V_{OUT}$  sense detector, verifies the output voltage state is in agreement with the controlled inputs. The  $> 11VDC$  floating power supply required to drive the upper rail external power device is created and managed by the HVIC through  $C_f$  and  $D_f$ . This capacitor is refreshed from the  $V_{DD}$  supply each time  $V_{OUT}$  goes low. If the upper channel is commanded on for a long period of time, the bootstrap capacitor  $C_f$  is automatically refreshed by bringing  $V_{OUT}$  low. This is accomplished by turning off the upper rail MOSFET/IGBT, momentarily turning on the lower rail output device, followed by returning control back to the upper switch. Otherwise,  $C_f$  would gradually deplete its charge allowing the upper switch to come out of saturation. The upper and lower gate drivers allow for controlled charge and discharge rates as well as facilitate the use of nearly lossless current sensing power MOS devices. The over current trip level can be boosted 30% on a pulse by pulse basis by logic level '1' applied to  $I_{TRIP\_SELECT}$ . A  $\overline{FAULT}$  output signal is generated when any of the following occurs:

- V bias is low
- Over current is detected
- V phase doesn't agree with the input signal

Reset of  $\overline{FAULT}$  is provided by externally removing power or by holding the  $\overline{ENABLE}$  input low for the required reset time ( $t_{rtMAX}$ ).

Each application can be individually optimized by the selection of external components tailored to ensure proper overall system operation including:

Determining the ratings and sizing of MOSFETs and IGBTs, mixed or matched, as well as flyback diodes (FBD).

The selection of separate gate charge ( $R_C$ ) & discharge ( $R_D$ ) impedance chosen per the load capacitance, frequency of operation, and  $D_f/D_T$  dependent recovery characteristics of the associated FBDs.  $R_D$  should also be sized to prevent simultaneous bridge conduction by ensuring gate discharge in the allotted turn off pulse width ( $t_{OFF\_MIN}$ ).

The selection of over current detection resistors ( $R_p$ ), compatible with current sense MOSFETs/IGBTs or shunt(s) may be used.

For the floating bootstrap supply  $D_f$  &  $C_f$  must be determined.  $D_f$  must support the worse case system bus voltage and handle the charging currents of  $C_f$ . Proper selection should take into consideration  $T_{RR}$  and  $T_{FR}$  per the desired operating frequency. Proper selection of  $C_f$  is a trade off between the minimum  $t_{ON}$  time of the lower rail to charge up the capacitor, the amount of charge transfer required by the load, and cost. Due to automatic refresh the capacitor is replenished every 350 $\mu$ s TYP (or even sooner if the UP/DN input switches at a faster repetition rate).

The local filter capacitor ( $C_{DD}$ ) should be sized sufficiently large enough to transfer the charge to  $C_f$  without causing a significant droop in  $V_{DD}$ . As a rule of thumb it should be at least 10 times larger than  $C_f$  and be located adjacent to the  $V_{DD}$  and  $V_{SS}$  pins to minimize series resistance and inductance.

Refer to Application Note AN-8829 for more details about module operation and selection of external components.

# POWER MOSFETS

# 12

## ULTRA-FAST RECTIFIERS

DATA SHEETS		PAGE
MUR810, MUR815, MUR820 RUR810, RUR815, RUR820	8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers .....	12-3
MUR840, MUR850, MUR860 RUR840, RUR850, RUR860	8A High-Speed, High-Voltage, High-Efficiency Epitaxial Silicon Rectifiers .....	12-5
MUR870E/880E/890E/8100E RUR870/880/890/8100	8A Ultrafast Diode With Soft Recovery Characteristic .....	12-8
MUR1510/1515/1520 RUR1510/1515/1520	15A Ultrafast Diode With Soft Recovery Characteristic .....	12-11
MUR1540/1550/1560 RUR1540/1550/1560	15A Ultrafast Diode With Soft Recovery Characteristic .....	12-14
RUR1570, RUR1580 RUR1590, RUR15100	15A Ultrafast Diode With Soft Recovery Characteristic .....	12-17
RUR3010/3015/3020	30A Ultrafast Diode With Soft Recovery Characteristic .....	12-20
RUR3040/3050/3060	30A Ultrafast Diode With Soft Recovery Characteristic .....	12-23
RUR3070/3080/3090/30100	30A Ultrafast Diode With Soft Recovery Characteristic .....	12-26
RURD810/815/820	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers .....	12-29
MUR1610CT, MUR1615CT, MUR1620CT, RUR1610CT, RUR1615CT, RUR1620CT	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers .....	12-31
MUR3010PT, MUR3015PT, MUR3020PT, RURD1510, RURD1515, RURD1520	15A Ultrafast Dual Diode With Soft Recovery Characteristic .....	12-35
MUR3040PT, MUR3050PT, MUR3060PT, RURD1540, RURD1550, RURD1560	15A Ultrafast Dual Diode With Soft Recovery Characteristic .....	12-38
RURD1610/1615/1620	Dual 16A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers .....	12-41
RURD3010/3015/3020	30A Ultrafast Dual Diode With Soft Recovery Characteristics .....	12-43
RURD3040/3050/3060	30A Ultrafast Dual Diode With Soft Recovery Characteristics .....	12-46

**12****ULTRA-FAST  
RECTIFIERS**



August 1991

**Features**

- Ultrafast Recovery Time ( $t_{rr} < 35\text{ns}$ )
- Low Forward Voltage
- Low Thermal Resistance
- Planar Design
- Wire-Bonded Construction

**Applications**

- General Purpose
- Power Switching Circuits to 100kHz
- Output Rectification in Switching Power Supplies


**Description**

MUR810, MUR815, MUR820 and RUR810, RUR815, RUR820 are low forward voltage drop ultrafast recovery rectifiers ( $t_{rr} < 35\text{ns}$ ). They use a glass-passivated ion-implanted, epitaxial construction.

These devices are intended for use as output rectifiers and flywheel diodes in a variety of high-frequency pulse-width modulated switching regulators. Their low stored charge and attendant fast reverse-recovery behavior minimize electrical noise generation and in many circuits markedly reduce the turn-on dissipation of the associated power switching transistors.

All are supplied in TO-220AC packages.

**Package**

 TO-220AC  
TOP VIEW

**Symbol**

**Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ )**

	MUR810 RUR810	MUR815 RUR815	MUR820 RUR820
Peak Repetitive Reverse Voltage..... $V_{RRM}$	100V	150V	200V
Average Rectified Forward Current			
$T_A = 25^\circ\text{C}$ (No Heat Sink) ..... $I_F(AV)$	3A	3A	3A
$T_A = 25^\circ\text{C}$ (With Heat Sink)* ..... $I_F(AV)$	8A	8A	8A
$T_A = 150^\circ\text{C}$ ..... $I_F(AV)$	8A	8A	8A
Nonrepetitive Peak Surge Current ..... $I_{FSM}$ (8.3ms, 1/2 cycle)	100A	100A	100A
Operating and Storage Temperature ..... $T_{STG}, T_J$	$-65^\circ\text{C}$ to $+175^\circ\text{C}$	$-65^\circ\text{C}$ to $+175^\circ\text{C}$	$-65^\circ\text{C}$ to $+175^\circ\text{C}$
Maximum Lead Temperature During Solder ..... $T_L$ (At distance $> 1/8"$ (3.17mm) from case or 10s max)	260°C	260°C	260°C

\*Wakefield type 295 heat sink with convection cooling.

MUR810, MUR815, MUR820 RUR810, RUR815, RUR820

Electrical Characteristics ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR810, RUR810			MUR815, RUR815			MUR820, RUR820			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$V_F$	$I_F = 8\text{A}$ $T_C = +150^\circ\text{C}$	-	-	0.83	-	-	0.83	-	-	0.85	V
	$I_F = 8\text{A}$ $T_C = +25^\circ\text{C}$	-	-	0.975	-	-	0.975	-	-	1	V
$I_R @$ $T_C = +150^\circ\text{C}$	$V_R = 100\text{V}$	-	-	250	-	-	-	-	-	-	$\mu\text{A}$
	$V_R = 150\text{V}$	-	-	-	-	-	250	-	-	-	$\mu\text{A}$
	$V_R = 200\text{V}$	-	-	-	-	-	-	-	-	250	$\mu\text{A}$
$I_R @$ $T_C = +25^\circ\text{C}$	$V_R = 100\text{V}$	-	-	5	-	-	-	-	-	-	$\mu\text{A}$
	$V_R = 150\text{V}$	-	-	-	-	-	5	-	-	-	$\mu\text{A}$
	$V_R = 200\text{V}$	-	-	-	-	-	-	-	-	5	$\mu\text{A}$
$t_{rr}$	$I_F = 1\text{A}^*$	-	-	35	-	-	35	-	-	35	ns
$R_{\theta jc}$		-	-	3	-	-	3	-	-	2	$^\circ\text{C/W}$
$R_{\theta ja}$		-	-	60	-	-	60	-	-	60	$^\circ\text{C/W}$
$C_J$	$V_R = 10\text{V}$ $I_F = 0\text{A}$	-	40	-	-	40	-	-	40	-	pF

\* $df/dt = 40\text{A}/\mu\text{s}$ ,  $I_{RM}(\text{rec}) < 1\text{A}$ ,  $I_{RR} = 0.25\text{A}$ .




FIGURE 1. PEAK SURGE FORWARD CURRENT vs SURGE DURATION




FIGURE 2. THERMAL IMPEDANCE vs PULSE WIDTH




FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP




FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE

August 1991

**Features**

- Ultrafast Recovery Time ( $t_{rr} < 50\text{ns}$ )
- Low Forward Voltage
- Low Thermal Resistance
- Hard Glass Passivation
- Wire-Bonded Construction

**Applications**


- General Purpose
- Power Switching Circuits to 100kHz
- Output Rectification in Switchng Power Supplies

**Description**

MUR840, MUR850, MUR860 and RUR840, RUR850, RUR860 are low forward voltage drop ultrafast recovery rectifiers ( $t_{rr} < 50\text{ns}$ ). They use a glass-passivated ion-implanted, epitaxial construction.

These devices are intended for use as output rectifiers and flywheel diodes in a variety of high-frequency pulse-width modulated switching regulators. Their low stored charge and attendant fast reverse-recovery behavior minimize electrical noise generation and in many circuits markedly reduce the turn-on dissipation of the associated power switching transistors.

All are supplied in TO-220AC packages.

**Package**

**Symbol**

**Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ )**

	MUR840 RUR840	MUR850 RUR850	MUR860 RUR860
Peak Repetitive Reverse Voltage..... $V_{RRM}$	400V	500V	600V
Working Peak Reverse Voltage, $V_{RWM}$			
DC Blocking Voltage, $V_R$			
Average Rectified Forward Current ..... $I_{F(AV)}$	8A	8A	8A
Total Device, (Rated $V_R$ ), $T_C = 150^\circ\text{C}$			
Peak Repetitive Forward Current ..... $I_{FM}$	16A	16A	16A
(Rated $V_R$ , Square Wave, 20kHz), $T_C = 150^\circ\text{C}$			
Nonrepetitive Peak Surge Current ..... $I_{FSM}$	100A	100A	100A
(Surge Applied at Rated Load Conditions Halfwave, Single Phase, 60Hz)			
Operating and Storage Temperature ..... $T_{STG}, T_J$	$-65^\circ\text{C}$ to $+175^\circ\text{C}$	$-65^\circ\text{C}$ to $+175^\circ\text{C}$	$-65^\circ\text{C}$ to $+175^\circ\text{C}$
Maximum Lead Temperature During Solder ..... $T_L$	$260^\circ\text{C}$	$260^\circ\text{C}$	$260^\circ\text{C}$
(At distance $> \frac{1}{8}$ " (3.17mm) from case or 10s max)			


**MUR840, MUR850, MUR860      RUR840, RUR850, RUR860**

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified.


SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR840, RUR840			MUR850, RUR850			MUR860, RUR860			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$V_F$	$I_F = 8\text{A}$ $T_C = +150^\circ\text{C}$	-	-	1.0	-	-	1.2	-	-	1.2	V
	$I_F = 8\text{A}$ $T_C = +25^\circ\text{C}$	-	-	1.3	-	-	1.5	-	-	1.5	V
$I_R @$ $T_C = +150^\circ\text{C}$	$V_R = 400\text{V}$	-	-	500	-	-	-	-	-	-	$\mu\text{A}$
	$V_R = 500\text{V}$	-	-	-	-	-	500	-	-	-	$\mu\text{A}$
	$V_R = 600\text{V}$	-	-	-	-	-	-	-	-	500	$\mu\text{A}$
$I_R @$ $T_C = +25^\circ\text{C}$	$V_R = 400\text{V}$	-	-	10	-	-	-	-	-	-	$\mu\text{A}$
	$V_R = 500\text{V}$	-	-	-	-	-	10	-	-	-	$\mu\text{A}$
	$V_R = 600\text{V}$	-	-	-	-	-	-	-	-	10	$\mu\text{A}$
$t_{rr}$	$I_F = 1\text{A}^*$	-	-	60	-	-	60	-	-	60	ns
	$I_F = 0.5^{**}$	-	-	50	-	-	50	-	-	50	ns
$R_{\theta jc}$		-	-	2	-	-	2	-	-	2	$^\circ\text{C/W}$

\* $df/dt = 50\text{A}/\mu\text{s}$


\*\* $I_R = 1.0\text{A}$ ,  $I_{REC} = 0.25\text{A}$ .




**FIGURE 1. TYPICAL FORWARD VOLTAGE (MUR840, RUR840)**



**FIGURE 2. TYPICAL FORWARD VOLTAGE (MUR850, MUR860, RUR850, AND RUR860)**



**FIGURE 3. TYPICAL REVERSE LEAKAGE (MUR840, RUR840)**



**FIGURE 4. TYPICAL REVERSE LEAKAGE (MUR850, MUR860, RUR850, AND RUR860)**






FIGURE 5. TYPICAL REVERSE RECOVERY TIME (ALL TYPES)

May 1991

**Features**

- Ultrafast with Soft Recovery Characteristic ( $t_{rr} < 75\text{ns}$ )
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 1000V
- Avalanche Energy Rated

**Applications**

- Switching Power Supply
- Power Switching Circuits
- General Purpose


**Description**

MUR870E, MUR880E, MUR890E, MUR8100E and RUR870, RUR880, RUR890, RUR8100 are ultrafast dual diodes ( $t_{rr} < 75\text{ns}$ ) with soft recovery characteristics ( $t_a/t_b \approx 0.5$ ). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-220AC packages.

**Package**

 TO-220AC  
TOP VIEW

**Symbol**

**Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ )**

	MUR870E RUR870	MUR880E RUR880	MUR890E RUR890	MUR8100E RUR8100
Peak Repetitive Reverse Voltage..... $V_{RRM}$	700V	800V	900V	1000V
Working Peak Reverse Voltage..... $V_{RWM}$	700V	800V	900V	1000V
DC Blocking Voltage..... $V_R$	700V	800V	900V	1000V
Average Rectified Forward Current..... $I_{F(AV)}$ (Total device forward current at rated $V_R$ and $T_C = 150^\circ\text{C}$ )	8A	8A	8A	8A
Peak Forward Repetitive Current..... $I_{FRM}$ (Rated $V_R$ , square wave 20kHz)	16A	16A	16A	16A
Nonrepetitive Peak Surge Current..... $I_{FSM}$ (Surge applied at rated load condition halfwave 1 phase 60Hz)	100A	100A	100A	100A
Operating and Storage Temperature..... $T_{STG}, T_J$	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

Electrical Characteristics At Case Temperature ( $T_c = +25^\circ\text{C}$ ) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS											UNITS	
		MUR870E, RUR870			MUR880E, RUR880			MUR890E, RUR890			MUR8100E, RUR8100			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP		MAX
$V_F$	$I_F = 8\text{A}$ $T_c = +150^\circ\text{C}$			1.50			1.50			1.50			1.50	V
	$I_F = 8\text{A}$ $T_c = +25^\circ\text{C}$			1.80			1.80			1.80			1.8	V
$I_R @$ $T_c = +150^\circ\text{C}$	$V_R = 700\text{V}$			500										$\mu\text{A}$
	$V_R = 800\text{V}$						500							$\mu\text{A}$
	$V_R = 900\text{V}$								500					$\mu\text{A}$
	$V_R = 1000\text{V}$											500		$\mu\text{A}$
$I_R @$ $T_c = +25^\circ\text{C}$	$V_R = 700\text{V}$			25										$\mu\text{A}$
	$V_R = 500\text{V}$						25							$\mu\text{A}$
	$V_R = 600\text{V}$								25					$\mu\text{A}$
	$V_R = 1000\text{V}$											25		$\mu\text{A}$
$t_{rr}$	$I_F = 1\text{A}$			100			100			100			100	ns
	$I_F = 8\text{A}$			110			110			110			110	ns
$t_a$	$I_F = 1\text{A}$		40			40			40			40		ns
	$I_F = 8\text{A}$		45			45			45			45		ns
$t_b$	$I_F = 1\text{A}$		20			20			20			20		ns
	$I_F = 8\text{A}$		20			20			20			20		ns
$R_{\theta jc}$				2.0			2.0			2.0			2.0	$^\circ\text{C/W}$
$W_{avl}$	see Fig. 7&8			20			20			20			20	mj

Definitions

$V_F$  = Instantaneous forward voltage ( $p_w = 300\mu\text{s}$ ,  $D = 2\%$ ).

$I_R$  = Instantaneous reverse current ( $p_w = 300\mu\text{s}$ ,  $D = 2\%$ ).

$t_{rr}$  = Reverse recovery time at  $dI_F/dt = 100\text{A}/\mu\text{s}$  (See Figure 2), summation of  $t_a + t_b$ .

$t_a$  = Time to reach peak reverse current at  $dI_F/dt = 100\text{A}/\mu\text{s}$  (See Figure 2).

$t_b$  = Time from peak  $I_{RM}$  to projected zero crossing of  $I_{RM}$  based on a straight line from peak  $I_{RM}$  through 25% of  $I_{RM}$ . (See Figure 2)

$R_{\theta jc}$  = Thermal resistance junction to case.

$W_{avl}$  = Controlled avalanche energy (See Figures 7 & 8).

$p_w$  = pulse width.

$D$  = duty cycle.




FIGURE 1.  $t_{rr}$  TEST CIRCUIT




FIGURE 2. DEFINITIONS OF  $t_{rr}$ ,  $t_a$  AND  $t_b$




FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC




FIGURE 4. AVERAGE FORWARD CURRENT vs AVERAGE POWER DISSIPATION




FIGURE 5. AVERAGE FORWARD CURRENT vs CASE TEMPERATURE




FIGURE 6. AVERAGE FORWARD CURRENT vs AMBIENT TEMPERATURE




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. CURRENT VOLTAGE WAVEFORM

$$I_{L\text{peak}} = 1\text{A}, L = 40\text{mH}, R < 0.1\Omega, W_{\text{avl}} = (1/2) LI^2 [V_{\text{avl}} / (V_{\text{avl}} - V_{\text{dd}})]$$

May 1991

**Features**

- Ultrafast with Soft Recovery Characteristic ( $t_{rr} < 30\text{ns}$ )
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 200V
- Avalanche Energy Rated

**Applications**

- Switching Power Supply
- Power Switching Circuits
- General Purpose

**Description**

MUR1510, MUR1515, MUR1520 and RUR1510, RUR1515, RUR1520 are ultrafast dual diodes ( $t_{rr} < 30\text{ns}$ ) with soft recovery characteristics ( $t_a/t_b \approx 1$ ). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-220AC packages.

**Package**

 TO-220AC  
 TOP VIEW

**Symbol**

**Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ )**

	MUR1510 RUR1510	MUR1515 RUR1515	MUR1520 RUR1520
Peak Repetitive Reverse Voltage..... $V_{RRM}$	100V	150V	200V
Working Peak Reverse Voltage ..... $V_{RWM}$	100V	150V	200V
DC Blocking Voltage ..... $V_R$	100V	150V	200V
Average Rectified Forward Current ..... $I_{F(AV)}$ (Total device forward current at rated $V_F$ and $T_C = 150^\circ\text{C}$ )	15A	15A	15A
Peak Forward Repetitive Current ..... $I_{FRM}$ (Rated $V_F$ , square wave 20kHz)	30A	30A	30A
Nonrepetitive Peak Surge Current ..... $I_{FSM}$ (Surge applied at rated load condition halfwave 1phase 60Hz)	200A	200A	200A
Operating and Storage Temperature ..... $T_{STG}, T_J$	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

Electrical Characteristics (T<sub>C</sub> = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR1510, RUR1510			MUR1515, RUR1515			MUR1520, RUR1520			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>F</sub>	I <sub>F</sub> = 15A T <sub>C</sub> = +150°C	-	-	0.85	-	-	0.85	-	-	0.85	V
	I <sub>F</sub> = 15A T <sub>C</sub> = +25°C	-	-	1.05	-	-	1.05	-	-	1.05	V
I <sub>R</sub> @ T <sub>C</sub> = +150°C	V <sub>R</sub> = 100V	-	-	500	-	-	-	-	-	-	μA
	V <sub>R</sub> = 150V	-	-	-	-	-	500	-	-	-	μA
	V <sub>R</sub> = 200V	-	-	-	-	-	-	-	-	500	μA
I <sub>R</sub> @ T <sub>C</sub> = +25°C	V <sub>R</sub> = 100V	-	-	10	-	-	-	-	-	-	μA
	V <sub>R</sub> = 150V	-	-	-	-	-	10	-	-	-	μA
	V <sub>R</sub> = 200V	-	-	-	-	-	-	-	-	10	μA
t <sub>rr</sub>	I <sub>F</sub> = 1A	-	-	30	-	-	30	-	-	30	ns
	I <sub>F</sub> = 15A	-	-	35	-	-	35	-	-	35	ns
t <sub>a</sub>	I <sub>F</sub> = 1A	-	18	-	-	18	-	-	18	-	ns
	I <sub>F</sub> = 15A	-	20	-	-	20	-	-	20	-	ns
t <sub>b</sub>	I <sub>F</sub> = 1A	-	9	-	-	9	-	-	9	-	ns
	I <sub>F</sub> = 15A	-	10	-	-	10	-	-	10	-	ns
R <sub>θjc</sub>		-	-	1.5	-	-	1.5	-	-	1.5	°C/W
W <sub>avl</sub>	see Fig. 7&8	-	-	20	-	-	20	-	-	20	mJ

Definitions

V<sub>F</sub> = Instantaneous forward voltage (pw = 300μs, D = 2%).

I<sub>R</sub> = Instantaneous reverse current (pw = 300μs, D = 2%).

t<sub>rr</sub> = Reverse recovery time at di<sub>F</sub>/dt = 100A/μs (See Figure 2), summation of t<sub>a</sub> + t<sub>b</sub>.

t<sub>a</sub> = Time to reach peak reverse current at di<sub>F</sub>/dt = 100A/μs (See Figure 2).

t<sub>b</sub> = Time from peak I<sub>RM</sub> to projected zero crossing of I<sub>RM</sub> based on a straight line from peak I<sub>RM</sub> through 25% of I<sub>RM</sub>. (See Figure 2)

R<sub>θjc</sub> = Thermal resistance junction to case.

W<sub>avl</sub> = Controlled avalanche energy (See Figures 7 & 8).

pw = pulse width.

D = duty cycle.




FIGURE 1. t<sub>rr</sub> TEST CIRCUIT




FIGURE 2. DEFINITIONS OF t<sub>rr</sub>, t<sub>a</sub> AND t<sub>b</sub>




FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC




FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC




FIGURE 5. TYPICAL  $t_{rr}$ ,  $t_a$ ,  $t_b$  vs FORWARD CURRENT




FIGURE 6. TYPICAL CURRENT DERATING CURVE w.r.t. CASE TEMPERATURE




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. CURRENT VOLTAGE WAVEFORM

$$I_{L\text{peak}} = 1\text{A}, L = 40\text{mH}, R < 0.1\Omega, W_{\text{avl}} = (1/2) L I_L^2 [V_{\text{avl}} / (V_{\text{avl}} - V_{\text{dd}})]$$

May 1991

**Features**

- Ultrafast with Soft Recovery Characteristic ( $t_{rr} < 55\text{ns}$ )
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 600V
- Avalanche Energy Rated

**Applications**


- Switching Power Supply
- Power Switching Circuits
- General Purpose

**Description**

MUR1540, MUR1550, MUR1560 and RUR1540, RUR1550, RUR1560 are ultrafast dual diodes ( $t_{rr} < 55\text{ns}$ ) with soft recovery characteristics ( $t_a/t_b \approx 1$ ). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-220AC packages.

**Package**

**Symbol**

**Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ )**

	MUR1540 RUR1540	MUR1550 RUR1550	MUR1560 RUR1560
Peak Repetitive Reverse Voltage..... $V_{RRM}$	400V	500V	600V
Working Peak Reverse Voltage..... $V_{RWM}$	400V	500V	600V
DC Blocking Voltage..... $V_R$	400V	500V	600V
Average Rectified Forward Current..... $I_{F(AV)}$ (Total device forward current at rated $V_F$ and $T_C = 150^\circ\text{C}$ )	15A	15A	15A
Peak Forward Repetitive Current..... $I_{FRM}$ (Rated $V_F$ , square wave 20kHz)	30A	30A	30A
Nonrepetitive Peak Surge Current..... $I_{FSM}$ (Surge applied at rated load condition halfwave 1 phase 60Hz)	200A	200A	200A
Operating and Storage Temperature..... $T_s, T_J$	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C



Electrical Characteristics (T<sub>C</sub> = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR1540, RUR1540			MUR1550, RUR1550			MUR1560, RUR1560			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>F</sub>	I <sub>F</sub> = 15A T <sub>C</sub> = +150°C	-	-	1.12	-	-	1.20	-	-	1.20	V
	I <sub>F</sub> = 15A T <sub>C</sub> = +25°C	-	-	1.25	-	-	1.50	-	-	1.50	V
I <sub>R</sub> @ T <sub>C</sub> = +150°C	V <sub>R</sub> = 400V	-	-	500	-	-	-	-	-	-	μA
	V <sub>R</sub> = 500V	-	-	-	-	-	500	-	-	-	μA
	V <sub>R</sub> = 600V	-	-	-	-	-	-	-	-	500	μA
I <sub>R</sub> @ T <sub>C</sub> = +25°C	V <sub>R</sub> = 400V	-	-	10	-	-	-	-	-	-	μA
	V <sub>R</sub> = 500V	-	-	-	-	-	10	-	-	-	μA
	V <sub>R</sub> = 600V	-	-	-	-	-	-	-	-	10	μA
t <sub>rr</sub>	I <sub>F</sub> = 1A	-	-	55	-	-	55	-	-	55	ns
	I <sub>F</sub> = 15A	-	-	60	-	-	60	-	-	60	ns
t <sub>a</sub>	I <sub>F</sub> = 1A	-	20	-	-	20	-	-	20	-	ns
	I <sub>F</sub> = 15A	-	30	-	-	30	-	-	30	-	ns
t <sub>b</sub>	I <sub>F</sub> = 1A	-	15	-	-	15	-	-	15	-	ns
	I <sub>F</sub> = 15A	-	17	-	-	17	-	-	20	-	ns
R <sub>θjc</sub>		-	-	1.5	-	-	1.5	-	-	1.5	°C/W
W <sub>avl</sub>	see Fig. 7&8	-	-	20	-	-	20	-	-	20	mj

Definitions

V<sub>F</sub> = Instantaneous forward voltage (pw = 300μs, D = 2%).

I<sub>R</sub> = Instantaneous reverse current (pw = 300μs, D = 2%).

t<sub>rr</sub> = Reverse recovery time at di<sub>F</sub>/dt = 100A/μs (See Figure 2), summation of t<sub>a</sub> + t<sub>b</sub>.

t<sub>a</sub> = Time to reach peak reverse current at di<sub>F</sub>/dt = 100A/μs (See Figure 2).

t<sub>b</sub> = Time from peak I<sub>RM</sub> to projected zero crossing of I<sub>RM</sub> based on a straight line from peak I<sub>RM</sub> through 25% of I<sub>RM</sub>. (See Figure 2)

R<sub>θjc</sub> = Thermal resistance junction to case.

W<sub>avl</sub> = Controlled avalanche energy (See Figures 7 & 8).

pw = pulse width.

D = duty cycle.




FIGURE 1. t<sub>rr</sub> TEST CIRCUIT




FIGURE 2. DEFINITIONS OF t<sub>rr</sub>, t<sub>a</sub> AND t<sub>b</sub>




FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC




FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC




FIGURE 5. TYPICAL  $t_{rr}$ ,  $t_a$ ,  $t_b$  vs FORWARD CURRENT




FIGURE 6. TYPICAL CURRENT DERATING CURVE w.r.t. CASE TEMPERATURE




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. CURRENT VOLTAGE WAVEFORM

$$I_{L\text{peak}} = 1A, L = 40mH, R < 0.1\Omega, W_{av1} = (1/2) L I_L^2 [V_{av1} / (V_{av1} - V_{dd})]$$

# RUR1570/1580, RUR1590/15100

15A Ultrafast Diode

With Soft Recovery Characteristic

August 1991

### Features

- Ultrafast with Soft Recovery Characteristic ( $t_{rr} < 100\text{ns}$ )
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 1000V
- Avalanche Energy Rated
- Planar Construction

### Applications

- Switching Power Supply
- Power Switching Circuits
- General Purpose

### Description


RUR1570, RUR1580, RUR1590, RUR15100 are ultrafast diodes with soft recovery characteristics ( $t_{rr} < 100\text{ns}$ ). They have a low forward voltage drop and are silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as flywheel/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-220AC packages.

### Package

TO-220AC  
TOP VIEW



### Symbol



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ )

	RUR1570	RUR1580	RUR1590	RUR15100
Peak Repetitive Reverse Voltage..... $V_{RRM}$	700V	800V	900V	1000V
Working Peak Reverse Voltage..... $V_{RWM}$	700V	800V	900V	1000V
DC Blocking Voltage..... $V_R$	700V	800V	900V	1000V
Average Rectified Forward Current..... $I_{F(AV)}$ ( $T_C = +141.25^\circ\text{C}$ )	15A	15A	15A	15A
Peak Forward Repetitive Current..... $I_{FRM}$ (Square wave 20KHZ)	30A	30A	30A	30A
Nonrepetitive Peak Surge Current..... $I_{FSM}$ (Surge applied at rated load condition halfwave 1 phase 60Hz)	200A	200A	200A	200A
Maximum Power Dissipation..... $P_D$	100W	100W	100W	100W
Operating and Storage Temperature..... $T_{STG}, T_J$	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C

12

ULTRA-FAST  
RECTIFIERS

**Specifications RUR1570, RUR1580, RUR1590, RUR15100**

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS												UNITS
		RUR1570			RUR1580			RUR1590			RUR15100			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$V_F$	$I_F = 15\text{A}$ $T_C = +150^\circ\text{C}$	-	-	1.50	-	-	1.50	-	-	1.50	-	-	1.50	V
	$I_F = 15\text{A}$ $T_C = +25^\circ\text{C}$	-	-	1.80	-	-	1.80	-	-	1.80	-	-	1.80	V
$I_R @$ $T_C = +150^\circ\text{C}$	$V_R = 700\text{V}$	-	-	500	-	-	-	-	-	-	-	-	-	$\mu\text{A}$
	$V_R = 800\text{V}$	-	-	-	-	-	500	-	-	-	-	-	-	$\mu\text{A}$
	$V_R = 900\text{V}$	-	-	-	-	-	-	-	-	500	-	-	-	$\mu\text{A}$
	$V_R = 1000\text{V}$	-	-	-	-	-	-	-	-	-	-	-	500	$\mu\text{A}$
$I_R @$ $T_C = +25^\circ\text{C}$	$V_R = 700\text{V}$	-	-	100	-	-	-	-	-	-	-	-	-	$\mu\text{A}$
	$V_R = 800\text{V}$	-	-	-	-	-	100	-	-	-	-	-	-	$\mu\text{A}$
	$V_R = 900\text{V}$	-	-	-	-	-	-	-	-	100	-	-	-	$\mu\text{A}$
	$V_R = 1000\text{V}$	-	-	-	-	-	-	-	-	-	-	-	100	$\mu\text{A}$
$t_{rr}$	$I_F = 1\text{A}$	-	-	100	-	-	100	-	-	100	-	-	100	ns
	$I_F = 15\text{A}$	-	-	125	-	-	125	-	-	125	-	-	125	ns
$t_a$	$I_F = 15\text{A}$	-	75	-	-	75	-	-	75	-	-	75	-	ns
$t_b$	$I_F = 15\text{A}$	-	40	-	-	40	-	-	40	-	-	40	-	ns
$R_{\theta JC}$		-	-	1.5	-	-	1.5	-	-	1.5	-	-	1.5	$^\circ\text{C/W}$
$W_{avl}$		-	-	20	-	-	20	-	-	20	-	-	20	mj

**Definitions**

$V_F$  = Instantaneous forward voltage ( $p_w = 300\mu\text{s}$ ,  $D = 2\%$ ).

$I_R$  = Instantaneous reverse current ( $p_w = 300\mu\text{s}$ ,  $D = 2\%$ ).

$t_{rr}$  = Reverse recovery time at  $dI_F/dt = 100\text{A}/\mu\text{s}$ , summation of  $t_a + t_b$ .

$t_a$  = Time to reach peak reverse current at  $dI_F/dt = 100\text{A}/\mu\text{s}$  (See Figure 2).


$t_b$  = Time from peak  $I_{RM}$  to projected zero crossing of  $I_{RM}$  based on a straight line from peak  $I_{RM}$  through 25% of  $I_{RM}$ . (See Figure 2)

$R_{\theta JC}$  = Thermal resistance junction to case.

$W_{avl}$  = Controlled avalanche energy (See Figures 7 & 8).

$p_w$  = pulse width.

$D$  = duty cycle.



$V_1$  amplitude controls  $I_F$   
 $V_2$  amplitude controls  $dI/dt$   
 $L_1$  = self inductance of  $R_4$


$$t_1 \geq 5 t_a (\text{max})$$

$$t_2 > t_{rr}$$

$$t_3 > 0$$

$$\frac{L_1}{R_4} \leq \frac{t_a (\text{min})}{10}$$

**FIGURE 1.  $t_{rr}$  TEST CIRCUIT**



**FIGURE 2. DEFINITIONS OF  $t_{rr}$ ,  $t_a$  AND  $t_b$**




FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP




FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE




FIGURE 5. TYPICAL  $t_{tr}$ ,  $t_a$  AND  $t_b$  CURVES vs FORWARD CURRENT




FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. AVALANCHE CURRENT & VOLTAGE WAVEFORM

$$I_{L\text{peak}} = 1\text{A}, L = 40\text{mH}, R < 0.1\Omega, W_{\text{avl}} = (1/2) L I_L^2 [V_{\text{avl}} / (V_{\text{avl}} - V_{\text{dd}})]$$

Q1 and Q2 are 1000V MOSFETS

**30A Ultrafast Diode With  
Soft Recovery Characteristic**

May 1991

**Features**

- Ultrafast with Soft Recovery Characteristic ( $t_{rr} < 45\text{ns}$ )
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 200V
- Avalanche Energy Rated

**Applications**

- Switching Power Supply
- Power Switching Circuits
- General Purpose


**Description**

RUR3010, RUR3015, RUR3020 are ultrafast diodes ( $t_{rr} < 45\text{ns}$ ) with soft recovery characteristics ( $t_a/t_b \approx 1$ ). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-220AC packages.

**Package**

 TO-220AC  
TOP VIEW

**Symbol**

**Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ )**

	RUR3010	RUR3015	RUR3020
Peak Repetitive Reverse Voltage..... $V_{RRM}$	100V	150V	200V
Working Peak Reverse Voltage..... $V_{RWM}$	100V	150V	200V
DC Blocking Voltage..... $V_R$	100V	150V	200V
Average Rectified Forward Current..... $I_{F(AV)}$ (Total device forward current at rated $V_R$ and $T_C = 150^\circ\text{C}$ )	30A	30A	30A
Peak Forward Repetitive Current..... $I_{FRM}$ (Rated $V_R$ , square wave 20kHz)	70A	70A	70A
Nonrepetitive Peak Surge Current..... $I_{FSM}$ (Surge Applied at rated load condition halfwave 1 phase 60Hz)	325A	325A	325A
Operating and Storage Temperature..... $T_{STG, T_J}$	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

Electrical Characteristics (T<sub>C</sub> = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	RUR3010 LIMITS			RUR3015 LIMITS			RUR3020 LIMITS			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>F</sub>	I <sub>F</sub> = 30A T <sub>C</sub> = +150°C	-	-	0.85	-	-	0.85	-	-	0.85	V
	I <sub>F</sub> = 30A T <sub>C</sub> = +25°C	-	-	1.00	-	-	1.00	-	-	1.00	V
I <sub>R</sub> @ T <sub>C</sub> = +150°C	V <sub>R</sub> = 100V	-	-	500	-	-	-	-	-	-	μA
	V <sub>R</sub> = 150V	-	-	-	-	-	500	-	-	-	μA
	V <sub>R</sub> = 200V	-	-	-	-	-	-	-	-	500	μA
I <sub>R</sub> @ T <sub>C</sub> = +25°C	V <sub>R</sub> = 100V	-	-	30	-	-	-	-	-	-	μA
	V <sub>R</sub> = 150V	-	-	-	-	-	30	-	-	-	μA
	V <sub>R</sub> = 200V	-	-	-	-	-	-	-	-	30	μA
t <sub>rr</sub>	I <sub>F</sub> = 1A	-	-	45	-	-	45	-	-	45	ns
	I <sub>F</sub> = 30A	-	-	50	-	-	50	-	-	50	ns
t <sub>a</sub>	I <sub>F</sub> = 1A	-	24	-	-	24	-	-	24	-	ns
	I <sub>F</sub> = 30A	-	28	-	-	28	-	-	28	-	ns
t <sub>b</sub>	I <sub>F</sub> = 1A	-	17	-	-	17	-	-	17	-	ns
	I <sub>F</sub> = 30A	-	20	-	-	20	-	-	20	-	ns
R <sub>θjc</sub>		-	-	1.2	-	-	1.2	-	-	1.2	°C/W
W <sub>avl</sub>	see Fig. 7&8	-	-	20	-	-	20	-	-	20	mj

Definitions

V<sub>F</sub> = Instantaneous forward voltage (pw = 300μs, D = 2%).

I<sub>R</sub> = Instantaneous reverse current (pw = 300μs, D = 2%).

t<sub>rr</sub> = Reverse recovery time at di<sub>F</sub>/dt = 100A/μs (See Figure 2), summation of t<sub>a</sub> + t<sub>b</sub>.

t<sub>a</sub> = Time to reach peak reverse current at di<sub>F</sub>/dt = 100A/μs (See Figure 2).


t<sub>b</sub> = Time from peak I<sub>RM</sub> to projected zero crossing of I<sub>RM</sub> based on a straight line from peak I<sub>RM</sub> through 25% of I<sub>RM</sub>. (See Figure 2)

R<sub>θjc</sub> = Thermal resistance junction to case.

W<sub>avl</sub> = Controlled avalanche energy (See Figures 7 & 8).

pw = pulse width.

D = duty cycle.



V<sub>1</sub> amplitude controls I<sub>F</sub>  
V<sub>2</sub> amplitude controls di<sub>F</sub>/dt  
L<sub>1</sub> = self inductance of R<sub>4</sub>

$$t_1 \geq 5 t_a (\text{max})$$

$$t_2 > t_{rr}$$

$$t_3 > 0$$

$$\frac{L_1}{R_4} \leq \frac{t_a (\text{min})}{10}$$

FIGURE 1. t<sub>rr</sub> TEST CIRCUIT




FIGURE 2. DEFINITIONS OF t<sub>rr</sub>, t<sub>a</sub> AND t<sub>b</sub>

12  
ULTRA-FAST  
RECTIFIERS




FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC




FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC




FIGURE 5. TYPICAL  $t_{rr}$ ,  $t_a$ ,  $t_b$  vs FORWARD CURRENT




FIGURE 6. TYPICAL CURRENT DERATING CURVE w.r.t. CASE TEMPERATURE




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. CURRENT VOLTAGE WAVEFORM

$$I_{L\text{peak}} = 1A, L = 40mH, R < 0.1\Omega, W_{\text{avl}} = (1/2) LI^2 [V_{\text{avl}} / (V_{\text{avl}} - V_{\text{dd}})]$$



**30A Ultrafast Diode With  
Soft Recovery Characteristic**

May 1991

**Features**

- Ultrafast with Soft Recovery Characteristic ( $t_{rr} < 55\text{ns}$ )
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 600V
- Avalanche Energy Rated

**Applications**

- Switching Power Supply
- Power Switching Circuits
- General Purpose


**Description**

RUR3040, RUR3050, RUR3060 are ultrafast diodes ( $t_{rr} < 55\text{ns}$ ) with soft recovery characteristics ( $t_a/t_b \approx 1$ ). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-220AC packages.

**Package**

 TO-220AC  
TOP VIEW

**Symbol**

**Absolute Maximum Ratings** ( $T_C = +25^\circ\text{C}$ )

	RUR3040	RUR3050	RUR3060
Peak Repetitive Reverse Voltage..... $V_{RRM}$	400V	500V	600V
Working Peak Reverse Voltage..... $V_{RWM}$	400V	500V	600V
DC Blocking Voltage..... $V_R$	400V	500V	600V
Average Rectified Forward Current..... $I_F(AV)$ (Total device forward current at rated $V_R$ and $T_C = 150^\circ\text{C}$ )	30A	30A	30A
Peak Forward Repetitive Current..... $I_{FRM}$ (Rated $V_R$ , square wave 20kHz)	70A	70A	70A
Nonrepetitive Peak Surge Current..... $I_{FSM}$ (Surge Applied at rated load condition halfwave 1phase 60Hz)	325A	325A	325A
Operating and Storage Temperature..... $T_{STG}, T_J$	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

# RUR3040, RUR3050, RUR3060

**Electrical Characteristics** ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	RUR3040 LIMITS			RUR3050 LIMITS			RUR3060 LIMITS			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$V_F$	$I_F = 30\text{A}$ $T_C = +150^\circ\text{C}$	-	-	1.30	-	-	1.30	-	-	1.30	V
	$I_F = 30\text{A}$ $T_C = +25^\circ\text{C}$	-	-	1.50	-	-	1.50	-	-	1.50	V
$I_R @$ $T_C = +150^\circ\text{C}$	$V_R = 400\text{V}$	-	-	1	-	-	-	-	-	-	mA
	$V_R = 500\text{V}$	-	-	-	-	-	1	-	-	-	mA
	$V_R = 600\text{V}$	-	-	-	-	-	-	-	-	1	mA
$I_R @$ $T_C = +25^\circ\text{C}$	$V_R = 400\text{V}$	-	-	30	-	-	-	-	-	-	$\mu\text{A}$
	$V_R = 500\text{V}$	-	-	-	-	-	30	-	-	-	$\mu\text{A}$
	$V_R = 600\text{V}$	-	-	-	-	-	-	-	-	30	$\mu\text{A}$
$t_{rr}$	$I_F = 1\text{A}$	-	-	55	-	-	55	-	-	55	ns
	$I_F = 30\text{A}$	-	-	60	-	-	60	-	-	60	ns
$t_a$	$I_F = 1\text{A}$	-	20	-	-	20	-	-	20	-	ns
	$I_F = 30\text{A}$	-	38	-	-	38	-	-	38	-	ns
$t_b$	$I_F = 1\text{A}$	-	15	-	-	15	-	-	15	-	ns
	$I_F = 30\text{A}$	-	20	-	-	20	-	-	20	-	ns
$R_{\theta jc}$		-	-	1.2	-	-	1.2	-	-	1.2	$^\circ\text{C/W}$
$W_{avl}$	see Fig. 7&8	-	-	20	-	-	20	-	-	20	mJ

**Definitions**

$V_F$  = Instantaneous forward voltage ( $p_w = 300\mu\text{s}$ ,  $D = 2\%$ ).

$I_R$  = Instantaneous reverse current ( $p_w = 300\mu\text{s}$ ,  $D = 2\%$ ).

$t_{rr}$  = Reverse recovery time at  $dI_F/dt = 100\text{A}/\mu\text{s}$  (See Figure 2), summation of  $t_a + t_b$ .

$t_a$  = Time to reach peak reverse current at  $dI_F/dt = 100\text{A}/\mu\text{s}$  (See Figure 2).

$t_b$  = Time from peak  $I_{RM}$  to projected zero crossing of  $I_{RM}$  based on a straight line from peak  $I_{RM}$  through 25% of  $I_{RM}$ . (See Figure 2)

$R_{\theta jc}$  = Thermal resistance junction to case.

$W_{avl}$  = Controlled avalanche energy (See Figures 7 & 8).

$p_w$  = pulse width.

$D$  = duty cycle.




FIGURE 1.  $t_{rr}$  TEST CIRCUIT




FIGURE 2. DEFINITIONS OF  $t_{rr}$ ,  $t_a$  AND  $t_b$




FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC




FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC




FIGURE 5. TYPICAL  $t_{rr}$ ,  $t_a$ ,  $t_b$  vs FORWARD CURRENT




FIGURE 6. TYPICAL CURRENT DERATING CURVE w.r.t. CASE TEMPERATURE




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. CURRENT VOLTAGE WAVEFORM

$$I_{Lpeak} = 1A, L = 40mH, R < 0.1\Omega, W_{avl} = (1/2) LI^2[V_{avl}/(V_{avl}-V_{dd})]$$

May 1992

### Features

- Ultrafast with Soft Recovery Characteristic ( $t_{rr} < 110\text{ns}$ )
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 1000V
- Avalanche Energy Rated
- Planar Construction

### Applications

- Switching Power Supply
- Power Switching Circuits
- General Purpose


### Description

RUR3070, RUR3080, RUR3090, RUR30100 are ultrafast diodes with soft recovery characteristics ( $t_{rr} < 110\text{ns}$ ). They have a low forward voltage drop and are silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as flywheel/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-220AC packages.

### Package

 TO-220AC  
TOP VIEW


### Symbol



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ )

	RUR3070	RUR3080	RUR3090	RUR30100
Peak Repetitive Reverse Voltage..... $V_{RRM}$	700V	800V	900V	1000V
Working Peak Reverse Voltage..... $V_{RWM}$	700V	800V	900V	1000V
DC Blocking Voltage..... $V_R$	700V	800V	900V	1000V
Average Rectified Forward Current..... $I_{F(AV)}$ ( $T_C = +121^\circ\text{C}$ )	30A	30A	30A	30A
Peak Forward Repetitive Current..... $I_{FRM}$ (Square wave 20kHz)	60A	60A	60A	60A
Nonrepetitive Peak Surge Current..... $I_{FSM}$ (Surge applied at rated load condition halfwave 1phase 60Hz)	300A	300A	300A	300A
Maximum Power Dissipation..... $P_D$	125W	125W	125W	125W
Operating and Storage Temperature..... $T_{STG}, T_J$	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C

Electrical Characteristics (T<sub>C</sub> = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS											UNITS	
		RUR3070			RUR3080			RUR3090			RUR30100			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP		MAX
V <sub>F</sub>	I <sub>F</sub> = 30A T <sub>C</sub> = +150°C	-	-	1.60	-	-	1.60	-	-	1.60	-	-	1.60	V
	I <sub>F</sub> = 30A T <sub>C</sub> = +25°C	-	-	1.80	-	-	1.80	-	-	1.80	-	-	1.8	V
I <sub>R</sub> @ T <sub>C</sub> = +150°C	V <sub>R</sub> = 700V	-	-	1	-	-	-	-	-	-	-	-	-	mA
	V <sub>R</sub> = 800V	-	-	-	-	-	1	-	-	-	-	-	-	mA
	V <sub>R</sub> = 900V	-	-	-	-	-	-	-	-	1	-	-	-	mA
	V <sub>R</sub> = 1000V	-	-	-	-	-	-	-	-	-	-	1	-	mA
I <sub>R</sub> @ T <sub>C</sub> = +25°C	V <sub>R</sub> = 700V	-	-	100	-	-	-	-	-	-	-	-	-	μA
	V <sub>R</sub> = 800V	-	-	-	-	-	100	-	-	-	-	-	-	μA
	V <sub>R</sub> = 900V	-	-	-	-	-	-	-	-	100	-	-	-	μA
	V <sub>R</sub> = 1000V	-	-	-	-	-	-	-	-	-	-	100	-	μA
t <sub>rr</sub>	I <sub>F</sub> = 1A	-	-	110	-	-	110	-	-	110	-	-	110	ns
	I <sub>F</sub> = 30A	-	-	150	-	-	150	-	-	150	-	-	150	ns
t <sub>a</sub>	I <sub>F</sub> = 30A	-	90	-	-	90	-	-	90	-	-	90	-	ns
t <sub>b</sub>	I <sub>F</sub> = 30A	-	45	-	-	45	-	-	45	-	-	45	-	ns
R <sub>θJC</sub>		-	-	1.2	-	-	1.2	-	-	1.2	-	-	1.2	°C/W
W <sub>avl</sub>		-	-	20	-	-	20	-	-	20	-	-	20	mj

Definitions

V<sub>F</sub> = Instantaneous forward voltage (pw = 300μs, D = 2%).

I<sub>R</sub> = Instantaneous reverse current (pw = 300μs, D = 2%).

t<sub>rr</sub> = Reverse recovery time at di/dt = 100A/μs, summation of t<sub>a</sub> + t<sub>b</sub>.

t<sub>a</sub> = Time to reach peak reverse current at di/dt = 100A/μs (See Figure 2).


t<sub>b</sub> = Time from peak I<sub>RM</sub> to projected zero crossing of I<sub>RM</sub> based on a straight line from peak I<sub>RM</sub> through 25% of I<sub>RM</sub>. (See Figure 2)

R<sub>θjc</sub> = Thermal resistance junction to case.

W<sub>avl</sub> = Controlled avalanche energy (See Figures 7 & 8).

pw = pulse width.

D = duty cycle.



V<sub>1</sub> amplitude controls I<sub>F</sub>  
 V<sub>2</sub> amplitude controls di/dt  
 L<sub>1</sub> = self inductance of R<sub>4</sub>

$$t_1 \geq 5 t_a (\text{max})$$

$$t_2 \geq t_{rr}$$

$$t_3 \geq 0$$

$$\frac{L_1}{R_4} \leq \frac{t_a (\text{min})}{10}$$

FIGURE 1. t<sub>rr</sub> TEST CIRCUIT




FIGURE 2. DEFINITIONS OF t<sub>rr</sub>, t<sub>a</sub> AND t<sub>b</sub>




FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP




FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE




FIGURE 5. TYPICAL  $t_{rr}$ ,  $t_a$  AND  $t_b$  CURVES vs FORWARD CURRENT




FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. AVALANCHE CURRENT & VOLTAGE WAVEFORM

$$I_{L\text{peak}} = 1A, L = 40mH, R < 0.1\Omega, W_{avl} = (1/2) I_L^2 [V_{avl} / (V_{avl} - V_{dd})]$$

Q1 and Q2 are 1000V MOSFETs

**Dual 8A High-Speed, High-Efficiency  
Epitaxial Silicon Rectifiers**

August 1991

**Features**

- Ultrafast Recovery Time ( $t_{rr} < 35\text{ns}$ )
- Low Forward Voltage
- Low Thermal Resistance
- Planar Design
- Wire-Bonded Construction

**Applications**

- General Purpose
- Power Switching Circuits to 100kHz
- Full-Wave Rectification



**Description**

The RURD810, RURD815, RURD820 are low forward voltage drop ultrafast rectifiers ( $t_{rr} < 35\text{ns}$ ). They use a glass passivated ion-implanted, epitaxial construction.

These devices are intended for use as output rectifiers and flywheel diodes in a variety of high frequency pulse width modulated and switching regulators. Their low stored charge and attendant fast reverse recovery behavior minimize electrical noise generation and in many circuits markedly reduce the turn-on dissipation of the associated power switching transistors.

All are supplied in TO-220AB plastic packages.

**Package**

 TO-220AB  
TOP VIEW

**Symbol**

**Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ )**

	RURD810	RURD815	RURD820
Peak Repetitive Reverse Voltage..... $V_{RRM}$	100V	150V	200V
Average Rectified Forward Current			
$T_A = 25^\circ\text{C}$ (No Heat Sink) ..... $I_{F(AV)}$	3A	3A	3A
$T_A = 25^\circ\text{C}$ (With Heat Sink)* ..... $I_{F(AV)}$	8A	8A	8A
$T_A = 125^\circ\text{C}$ ..... $I_{F(AV)}$	8A	8A	8A
Nonrepetitive Peak Surge Current ..... $I_{FSM}$ (8.3ms, 1/2 cycle)	100A	100A	100A
Operating and Storage Temperature ..... $T_{STG}, T_J$	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C
Maximum Lead Temperature During Solder ..... $T_L$ (At distance > 1/8" (3.17mm) from case or 10s max)	260°C	260°C	260°C

\*Wakefield type 295 heat sink with convection cooling.

# Specifications RURD810, RURD815, RURD820

Electrical Characteristics ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		RURD810			RURD815			RURD820			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$V_F$	$I_F = 8\text{A}$ $T_C = +150^\circ\text{C}$	-	-	0.83	-	-	0.83	-	-	0.85	V
	$I_F = 8\text{A}$ $T_C = +25^\circ\text{C}$	-	-	0.975	-	-	0.975	-	-	1	V
$I_R @$ $T_C = +150^\circ\text{C}$	$V_R = 100\text{V}$	-	-	250	-	-	-	-	-	-	$\mu\text{A}$
	$V_R = 150\text{V}$	-	-	-	-	-	250	-	-	-	$\mu\text{A}$
	$V_R = 200\text{V}$	-	-	-	-	-	-	-	-	250	$\mu\text{A}$
$I_R @$ $T_C = +25^\circ\text{C}$	$V_R = 100\text{V}$	-	-	5	-	-	-	-	-	-	$\mu\text{A}$
	$V_R = 150\text{V}$	-	-	-	-	-	5	-	-	-	$\mu\text{A}$
	$V_R = 200\text{V}$	-	-	-	-	-	-	-	-	5	$\mu\text{A}$
$t_{rr}$	$I_F = 8\text{A}^*$	-	-	35	-	-	35	-	-	35	ns
$R_{\theta jc}$		-	-	2.25	-	-	2.25	-	-	2.25	$^\circ\text{C}/\text{W}$
$R_{\theta ja}$		-	-	60	-	-	60	-	-	60	$^\circ\text{C}/\text{W}$
$C_J$	$V_R = 10\text{V}$ $I_F = 0\text{A}$	-	40	-	-	40	-	-	40	-	pF

\* $di_F/dt = 40\text{A}/\mu\text{s}$ ,  $I_{RM}(\text{rec}) < 1\text{A}$ ,  $I_{RR} = 0.25\text{A}$ .




FIGURE 1. PEAK SURGE FORWARD CURRENT vs SURGE DURATION




FIGURE 2. THERMAL IMPEDANCE vs PULSE WIDTH (PER JUNCTION)




FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP




FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE



August 1991

**Features**

- Ultrafast Recovery Time ( $t_{rr} < 35\text{ns}$ )
- Low Forward Voltage
- Low Thermal Resistance
- Hard Glass Passivation
- Wire-Bonded Construction

**Applications**

- General Purpose
- Power Switching Circuits to 100kHz
- Full-Wave Rectification



**Description**

The MUR1610CT, MUR1615CT, MUR1620CT, RUR1610CT, RUR1615CT, RUR1620CT are low forward voltage drop ultrafast rectifiers ( $t_{rr} < 35\text{ns}$ ). They use a glass passivated ion-implanted, epitaxial construction.

These devices are intended for use as output rectifiers and flywheel diodes in a variety of high frequency pulse width modulated and switching regulators. Their low stored charge and attendant fast reverse recovery behavior minimize electrical noise generation and in many circuits markedly reduce the turn-on dissipation of the associated power switching transistors.

All are supplied in TO-220AB plastic packages.

**Package**

 TO-220AB  
TOP VIEW

**Symbol**

**Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ )**

	MUR1610CT RUR1610CT	MUR1615CT RUR1615CT	MUR1620CT RUR1620CT
Peak Repetitive Reverse Voltage..... $V_{RRM}$	100V	150V	200V
Working Peak Reverse Voltage..... $V_{RWM}$	100V	150V	200V
DC Blocking Voltage..... $V_R$	100V	150V	200V
Average Rectified Forward Current (Per Leg)..... $I_F(AV)$	8A	8A	8A
(Total device, (Rated $V_R$ ), $T_C = 150^\circ\text{C}$ ).....	16A	16A	16A
Peak Forward Repetitive Current (Per Diode Leg)..... $I_{FRM}$	16A	16A	16A
(Rated $V_R$ , Square Wave, 20kHz), $T_C = 150^\circ\text{C}$			
Nonrepetitive Peak Surge Current..... $I_{FSM}$	100A	100A	100A
(Surge applied at rated load condition halfwave, single phase, 60Hz)			
Operating and Storage Temperature..... $T_{STG}, T_J$	$-65^\circ\text{C}$ to $+175^\circ\text{C}$	$-65^\circ\text{C}$ to $+175^\circ\text{C}$	$-65^\circ\text{C}$ to $+175^\circ\text{C}$
Maximum Lead Temperature During Soldering..... $T_L$	260°C	260°C	260°C
(At distance $> \frac{1}{8}$ " (3.17mm) from case for 10s max)			

Electrical Characteristics (T<sub>C</sub> = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR1610CT, RUR1610CT			MUR1615CT, RUR1615CT			MUR1620CT, RUR1620CT			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>F</sub>	I <sub>F</sub> = 8A T <sub>C</sub> = +150°C	-	-	0.83	-	-	0.83	-	-	0.85	V
	I <sub>F</sub> = 8A T <sub>C</sub> = +25°C	-	-	0.975	-	-	0.975	-	-	1	V
I <sub>R</sub> @ T <sub>C</sub> = +150°C	V <sub>R</sub> = 100V	-	-	250	-	-	-	-	-	-	μA
	V <sub>R</sub> = 150V	-	-	-	-	-	250	-	-	-	μA
	V <sub>R</sub> = 200V	-	-	-	-	-	-	-	-	250	μA
I <sub>R</sub> @ T <sub>C</sub> = +25°C	V <sub>R</sub> = 100V	-	-	5	-	-	-	-	-	-	μA
	V <sub>R</sub> = 150V	-	-	-	-	-	5	-	-	-	μA
	V <sub>R</sub> = 200V	-	-	-	-	-	-	-	-	5	μA
t <sub>rr</sub>	I <sub>F</sub> = 1A*	-	-	35	-	-	35	-	-	35	ns
	I <sub>F</sub> = 0.5**	-	-	25	-	-	25	-	-	25	ns
R <sub>θjc</sub>		-	-	3	-	-	3	-	-	3	°C/W

\* dI<sub>F</sub>/dt = 50A/μs      \*\* I<sub>R</sub> = 1.0A, I<sub>REC</sub> = 0.25A.

MUR1610CT, MUR1615CT, RUR1610CT, RUR1615CT




FIGURE 1. TYPICAL FORWARD VOLTAGE (PER LEG)




FIGURE 2. TYPICAL REVERSE CURRENT (PER LEG\*)




FIGURE 3. CURRENT DERATING CASE (PER LEG)

MUR1610CT, MUR1615CT, RUR1610CT, RUR1615CT (CONTINUED)




FIGURE 4. CURRENT DERATING, AMBIENT (PER LEG)




FIGURE 5. POWER DISSIPATION (PER LEG)

MUR1620CT, RUR1620CT




FIGURE 6. TYPICAL FORWARD VOLTAGE (PER LEG)




FIGURE 7. TYPICAL REVERSE CURRENT (PER LEG)\*




FIGURE 8. CURRENT DERATING, CASE (PER LEG)

MUR1620CT, RUR1620CT (CONTINUED)




FIGURE 9. CURRENT DERATING AMBIENT (PER LEG)




FIGURE 10. POWER DISSIPATION (PER LEG)




FIGURE 11. THERMAL RESPONSE




FIGURE 12. TYPICAL CAPACITANCE (PER LEG)

May 1991

**Features**

- Ultrafast with Soft Recovery Characteristic ( $t_{rr} < 30\text{ns}$ )
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 200V
- Avalanche Energy Rated

**Applications**

- Switching Power Supply
- Power Switching Circuits
- General Purpose



**Description**

MUR3010PT, MUR3010PT, MUR3020PT and RURD1510, RURD1515, RURD1520 are ultrafast dual diodes ( $t_{rr} < 30\text{ns}$ ) with soft recovery characteristics ( $t_a/t_b \approx 1$ ). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-218AC packages.

**Package**

 TO-218AC  
 TOP VIEW

**Symbol**

**Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ )**

	MUR3010PT RURD1510	MUR3010PT RURD1515	MUR3020PT RURD1520
Peak Repetitive Reverse Voltage..... $V_{RRM}$	100V	150V	200V
Working Peak Reverse Voltage..... $V_{RWM}$	100V	150V	200V
DC Blocking Voltage..... $V_R$	100V	150V	200V
Average Rectified Forward Current..... $I_{F(AV)}$ (Total device forward current at rated $V_R$ and $T_C = 150^\circ\text{C}$ )	15A	15A	15A
Peak Forward Repetitive Current..... $I_{FRM}$ (Rated $V_R$ , square wave 20kHz)	30A	30A	30A
Nonrepetitive Peak Surge Current..... $I_{FSM}$ (Surge applied at rated load condition halfwave 1phase 60Hz)	200A	200A	200A
Operating and Storage Temperature..... $T_{STG}, T_J$	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

Electrical Characteristics (T<sub>C</sub> = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR3010PT, RURD1510			MUR3015PT, RURD1515			MUR3020PT, RURD1520			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>F</sub>	I <sub>F</sub> = 15A T <sub>C</sub> = +150°C	-	-	0.85	-	-	0.85	-	-	0.85	V
	I <sub>F</sub> = 15A T <sub>C</sub> = +25°C	-	-	1.05	-	-	1.05	-	-	1.05	V
I <sub>R</sub> @ T <sub>C</sub> = +150°C	V <sub>R</sub> = 100V	-	-	500	-	-	-	-	-	-	μA
	V <sub>R</sub> = 150V	-	-	-	-	-	500	-	-	-	μA
	V <sub>R</sub> = 200V	-	-	-	-	-	-	-	-	500	μA
I <sub>R</sub> @ T <sub>C</sub> = +25°C	V <sub>R</sub> = 100V	-	-	10	-	-	-	-	-	-	μA
	V <sub>R</sub> = 150V	-	-	-	-	-	10	-	-	-	μA
	V <sub>R</sub> = 200V	-	-	-	-	-	-	-	-	10	μA
t <sub>rr</sub>	I <sub>F</sub> = 1A	-	-	30	-	-	30	-	-	30	ns
	I <sub>F</sub> = 15A	-	-	35	-	-	35	-	-	35	ns
t <sub>a</sub>	I <sub>F</sub> = 1A	-	18	-	-	18	-	-	18	-	ns
	I <sub>F</sub> = 15A	-	20	-	-	20	-	-	20	-	ns
t <sub>b</sub>	I <sub>F</sub> = 1A	-	9	-	-	9	-	-	9	-	ns
	I <sub>F</sub> = 15A	-	10	-	-	10	-	-	10	-	ns
R <sub>θjc</sub>		-	-	1.5	-	-	1.5	-	-	1.5	°C/W
W <sub>avl</sub>	see Fig. 7&8	-	-	20	-	-	20	-	-	20	mj

Definitions

V<sub>F</sub> = Instantaneous forward voltage (pw = 300μs, D = 2%).

I<sub>R</sub> = Instantaneous reverse current (pw = 300μs, D = 2%).

t<sub>rr</sub> = Reverse recovery time at di/dt = 100A/μs (See Figure 2), summation of t<sub>a</sub> + t<sub>b</sub>.

t<sub>a</sub> = Time to reach peak reverse current at di/dt = 100A/μs (See Figure 2).

t<sub>b</sub> = Time from peak I<sub>RM</sub> to projected zero crossing of I<sub>RM</sub> based on a straight line from peak I<sub>RM</sub> through 25% of I<sub>RM</sub>. (See Figure 2)

R<sub>θjc</sub> = Thermal resistance junction to case.

W<sub>avl</sub> = Controlled avalanche energy (See Figures 7 & 8).

pw = pulse width.

D = duty cycle.




FIGURE 1. t<sub>rr</sub> TEST CIRCUIT




FIGURE 2. DEFINITIONS OF t<sub>rr</sub>, t<sub>a</sub> AND t<sub>b</sub>




FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC




FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC




FIGURE 5. TYPICAL  $t_{rr}$ ,  $t_a$ ,  $t_b$  vs FORWARD CURRENT




FIGURE 6. TYPICAL CURRENT DERATING CURVE w.r.t. CASE TEMPERATURE




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. CURRENT VOLTAGE WAVEFORM

$$I_{L\text{peak}} = 1\text{A}, L = 40\text{mH}, R < 0.1\Omega, W_{\text{avi}} = (1/2) L I_L^2 [V_{\text{avi}} / (V_{\text{avi}} - V_{\text{dd}})]$$

May 1992

**Features**

- Ultrafast with Soft Recovery Characteristic ( $t_{rr} < 55\text{ns}$ )
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 600V
- Avalanche Energy Rated

**Applications**



- Switching Power Supply
- Power Switching Circuits
- General Purpose

**Description**

MUR3040PT, MUR3050PT, MUR3060PT and RURD1540, RURD1550, RURD1560 are ultrafast dual diodes ( $t_{rr} < 55\text{ns}$ ) with soft recovery characteristics ( $t_a/t_b \approx 1$ ). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-218AC packages.

**Package**

**Symbol**

**Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ )**

	MUR3040PT RURD1540	MUR3050PT RURD1550	MUR3060PT RURD1560
Peak Repetitive Reverse Voltage..... $V_{RRM}$	400V	500V	600V
Working Peak Reverse Voltage..... $V_{RWM}$	400V	500V	600V
DC Blocking Voltage..... $V_R$	400V	500V	600V
Average Rectified Forward Current..... $I_{F(AV)}$ (Total device forward current at rated $V_R$ and $T_C = 150^\circ\text{C}$ )	15A	15A	15A
Peak Forward Repetitive Current..... $I_{FRM}$ (Rated $V_R$ , square wave 20kHz)	30A	30A	30A
Nonrepetitive Peak Surge Current..... $I_{FSM}$ (Surge applied at rated load condition halfwave 1 phase 60Hz)	200A	200A	200A
Operating and Storage Temperature..... $T_{STG}, T_J$	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C



Electrical Characteristics (T<sub>C</sub> = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR3040PT, RURD1540			MUR3050PT, RURD1550			MUR3060PT, RURD1560			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>F</sub>	I <sub>F</sub> = 15A T <sub>C</sub> = +150°C	-	-	1.12	-	-	1.20	-	-	1.20	V
	I <sub>F</sub> = 15A T <sub>C</sub> = +25°C	-	-	1.25	-	-	1.50	-	-	1.50	V
I <sub>R</sub> @ T <sub>C</sub> = +150°C	V <sub>R</sub> = 400V	-	-	500	-	-	-	-	-	-	μA
	V <sub>R</sub> = 500V	-	-	-	-	-	500	-	-	-	μA
	V <sub>R</sub> = 600V	-	-	-	-	-	-	-	-	500	μA
I <sub>R</sub> @ T <sub>C</sub> = +25°C	V <sub>R</sub> = 400V	-	-	10	-	-	-	-	-	-	μA
	V <sub>R</sub> = 500V	-	-	-	-	-	10	-	-	-	μA
	V <sub>R</sub> = 600V	-	-	-	-	-	-	-	-	10	μA
t <sub>rr</sub>	I <sub>F</sub> = 1A	-	-	55	-	-	55	-	-	55	ns
	I <sub>F</sub> = 15A	-	-	60	-	-	60	-	-	60	ns
t <sub>a</sub>	I <sub>F</sub> = 1A	-	20	-	-	20	-	-	20	-	ns
	I <sub>F</sub> = 15A	-	30	-	-	30	-	-	30	-	ns
t <sub>b</sub>	I <sub>F</sub> = 1A	-	15	-	-	15	-	-	15	-	ns
	I <sub>F</sub> = 15A	-	17	-	-	17	-	-	20	-	ns
R <sub>θjc</sub>		-	-	1.5	-	-	1.5	-	-	1.5	°C/W
W <sub>avl</sub>	see Fig. 7&8	-	-	20	-	-	20	-	-	20	mj

Definitions

V<sub>F</sub> = Instantaneous forward voltage (pw = 300μs, D = 2%).

I<sub>R</sub> = Instantaneous reverse current (pw = 300μs, D = 2%).

t<sub>rr</sub> = Reverse recovery time at dI<sub>F</sub>/dt = 100A/μs (See Figure 2), summation of t<sub>a</sub> + t<sub>b</sub>.

t<sub>a</sub> = Time to reach peak reverse current at dI<sub>F</sub>/dt = 100A/μs (See Figure 2).


t<sub>b</sub> = Time from peak I<sub>RM</sub> to projected zero crossing of I<sub>RM</sub> based on a straight line from peak I<sub>RM</sub> through 25% of I<sub>RM</sub>. (See Figure 2)

R<sub>θjc</sub> = Thermal resistance junction to case.

W<sub>avl</sub> = Controlled avalanche energy (See Figures 7 & 8).

pw = pulse width.

D = duty cycle.



V<sub>1</sub> amplitude controls I<sub>F</sub>  
 V<sub>2</sub> amplitude controls dI/dt  
 L<sub>1</sub> = self inductance of R<sub>4</sub>

$$t_1 \geq 5 t_a (\text{max})$$

$$t_2 > t_{rr}$$

$$t_3 > 0$$

$$\frac{L_1}{R_4} \leq \frac{t_a (\text{min})}{10}$$

FIGURE 1. t<sub>rr</sub> TEST CIRCUIT




FIGURE 2. DEFINITIONS OF t<sub>rr</sub>, t<sub>a</sub> AND t<sub>b</sub>




FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC




FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC




FIGURE 5. TYPICAL  $t_{rr}$ ,  $t_a$ ,  $t_b$  vs FORWARD CURRENT




FIGURE 6. TYPICAL CURRENT DERATING CURVE w.r.t. CASE TEMPERATURE




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. CURRENT VOLTAGE WAVEFORM

$$I_{L\text{peak}} = 1A, L = 40mH, R < 0.1\Omega, W_{avl} = (1/2) LI^2[V_{avl}/(V_{avl}-V_{dd})]$$

**Dual 16A High-Speed, High-Efficiency  
Epitaxial Silicon Rectifiers**

August 1991

**Features**

- Ultrafast Recovery Time ( $t_{rr} < 35\text{ns}$ )
- Low Forward Voltage
- Low Thermal Resistance
- Planar Design
- Wire-Bonded Construction

**Applications**



- General Purpose
- Power Switching Circuits to 100kHz
- Full-Wave Rectification

**Description**

The RURD1610, RURD1615, RURD1620 are low forward voltage drop ultrafast rectifiers ( $t_{rr} < 35\text{ns}$ ). They use an ion-implanted planar epitaxial construction.

These devices are intended for use as output rectifiers and flywheel diodes in a variety of high frequency pulse width modulated and switching regulators. Their low stored charge and attendant fast reverse recovery behavior minimize electrical noise generation and in many circuits markedly reduce the turn-on dissipation of the associated power switching transistors.

All are supplied in TO-204AA hermetic packages.

**Package**

**Symbol**

**Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ )**

	RURD1610	RURD1615	RURD1620
Peak Repetitive Reverse Voltage..... $V_{RRM}$	100V	150V	200V
Average Rectified Forward Current			
$T_A = 25^\circ\text{C}$ (No Heat Sink) ..... $I_F(AV)$	6A	6A	6A
$T_A = 25^\circ\text{C}$ (With Heat Sink)* ..... $I_F(AV)$	16A	16A	16A
$T_C = 125^\circ\text{C}$ ..... $I_F(AV)$	16A	16A	16A
Nonrepetitive Peak Surge Current ..... $I_{FSM}$ (8.3ms, 1/2 cycle)	275A	275A	275A
Thermal Resistance Junction-to-Case ..... $R_{\theta JC}$	1.5°C/W	1.5°C/W	1.5°C/W
Thermal Resistance Junction-to-Case (Total) ..... $R_{\theta JC}$	1.2°C/W	1.2°C/W	1.2°C/W
Thermal Resistance Junction-to-Ambient ..... $R_{\theta JA}$	30°C/W	30°C/W	30°C/W
Operating and Storage Temperature ..... $T_{STG}, T_J$	-55°C to +150°C	-55°C to +150°C	-55°C to +150°C
Maximum Lead Temperature During Solder ..... $T_L$ (At distance > 1/8" (3.17mm) from case or 10s max)	260°C	260°C	260°C

\*Wakefield type 621 heat sink with convection cooling.

# Specifications RURD1610, RURD1615, RURD1620

Electrical Characteristics ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		RURD1610			RURD1615			RURD1620			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$V_F$	$I_F = 16\text{A}$ $T_C = +150^\circ\text{C}$	-	-	0.83	-	-	0.83	-	-	0.85	V
	$I_F = 16\text{A}$ $T_C = +25^\circ\text{C}$	-	-	0.975	-	-	0.975	-	-	1	V
$I_R @$ $T_C = +150^\circ\text{C}$	$V_R = 100\text{V}$	-	-	500	-	-	500	-	-	500	$\mu\text{A}$
	$V_R = 150\text{V}$	-	-	-	-	-	1.5	-	-	-	$\mu\text{A}$
	$V_R = 200\text{V}$	-	-	-	-	-	-	-	-	1.5	$\mu\text{A}$
$I_R @$ $T_C = +25^\circ\text{C}$	$V_R = 100\text{V}$	-	-	15	-	-	-	-	-	-	$\mu\text{A}$
	$V_R = 150\text{V}$	-	-	-	-	-	15	-	-	-	$\mu\text{A}$
	$V_R = 200\text{V}$	-	-	-	-	-	-	-	-	15	$\mu\text{A}$
$t_{rr}$	$I_F = 4\text{A}^*$	-	-	35	-	-	35	-	-	35	ns
$R_{\theta jc}$		-	-	1.5	-	-	1.5	-	-	1.5	$^\circ\text{C/W}$
$R_{\theta ja}$		-	-	30	-	-	30	-	-	30	$^\circ\text{C/W}$
$C_J$	$V_R = 10\text{V}$ $I_F = 0\text{A}$	-	80	-	-	80	-	-	80	-	pF

\* $di_F/dt = 40\text{A}/\mu\text{s}$ ,  $I_{RM}(\text{rec}) < 1\text{A}$ ,  $I_{RR} = 0.25\text{A}$ .




FIGURE 1. PEAK SURGE FORWARD CURRENT vs SURGE DURATION




FIGURE 2. THERMAL IMPEDANCE vs PULSE WIDTH (PER JUNCTION)




FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP




FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE

May 1991

**Features**

- Ultrafast with Soft Recovery Characteristic ( $t_{rr} < 45\text{ns}$ )
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 200V
- Avalanche Energy Rated

**Applications**

- Switching Power Supply
- Power Switching Circuits
- General Purpose



**Description**

RURD3010, RURD3015, RURD3020 are ultrafast dual diodes ( $t_{rr} < 45\text{ns}$ ) with soft recovery characteristics ( $t_a/t_b \approx 1$ ). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-218AC packages.

**Package**

 TO-218AC  
TOP VIEW

**Symbol**

**Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ )**

	RURD3010	RURD3015	RURD3040
Peak Repetitive Reverse Voltage..... $V_{RRM}$	100V	150V	200V
Working Peak Reverse Voltage..... $V_{RWM}$	100V	150V	200V
DC Blocking Voltage..... $V_R$	100V	150V	200V
Average Rectified Forward Current..... $I_{F(AV)}$	30A	30A	30A
(Total device forward current at rated $V_R$ and $T_C = 150^\circ\text{C}$ )			
Peak Forward Repetitive Current..... $I_{FRM}$	70A	70A	70A
(Rated $V_R$ , square wave 20kHz)			
Nonrepetitive Peak Surge Current..... $I_{FSM}$	325A	325A	325A
(Surge Applied at rated load condition halfwave 1 phase 60Hz)			
Operating and Storage Temperature..... $T_{STG}, T_J$	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

# RURD3010, RURD3015, RURD3020

**Electrical Characteristics** At Case Temperature ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	RURD3010 LIMITS			RURD3015 LIMITS			RURD3020 LIMITS			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$V_F$	$I_F = 30\text{A}$ $T_C = +150^\circ\text{C}$			0.85			0.85			0.85	V
	$I_F = 30\text{A}$ $T_C = +25^\circ\text{C}$			1.00			1.00			1.00	V
$I_R @$ $T_C = +150^\circ\text{C}$	$V_R = 100\text{V}$			500							$\mu\text{A}$
	$V_R = 150\text{V}$						500				$\mu\text{A}$
	$V_R = 200\text{V}$									500	$\mu\text{A}$
$I_R @$ $T_C = +25^\circ\text{C}$	$V_R = 100\text{V}$			30							$\mu\text{A}$
	$V_R = 150\text{V}$						30				$\mu\text{A}$
	$V_R = 200\text{V}$									30	$\mu\text{A}$
$t_{rr}$	$I_F = 1\text{A}$			45			45			45	ns
	$I_F = 30\text{A}$			50			50			50	ns
$t_a$	$I_F = 1\text{A}$		24		24			24			ns
	$I_F = 30\text{A}$		28		28			28			ns
$t_b$	$I_F = 1\text{A}$		17		17			17			ns
	$I_F = 30\text{A}$		20		20			20			ns
$R_{\theta jc}$				1.2			1.2			1.2	$^\circ\text{C}/\text{W}$
$W_{avl}$	see Fig. 7&8			20			20			20	mj

**Definitions**

$V_F$  = Instantaneous forward voltage ( $p_w = 300\mu\text{s}$ ,  $D = 2\%$ ).

$I_R$  = Instantaneous reverse current ( $p_w = 300\mu\text{s}$ ,  $D = 2\%$ ).

$t_{rr}$  = Reverse recovery time at  $di_F/dt = 100\text{A}/\mu\text{s}$  (See Figure 2), summation of  $t_a + t_b$ .

$t_a$  = Time to reach peak reverse current at  $di_F/dt = 100\text{A}/\mu\text{s}$  (See Figure 2).


$t_b$  = Time from peak  $I_{RM}$  to projected zero crossing of  $I_{RM}$  based on a straight line from peak  $I_{RM}$  through 25% of  $I_{RM}$ . (See Figure 2)

$R_{\theta jc}$  = Thermal resistance junction to case.


$W_{avl}$  = Controlled avalanche energy (See Figures 7 & 8).

$p_w$  = pulse width.

$D$  = duty cycle.



**FIGURE 1.  $t_{rr}$  TEST CIRCUIT**



**FIGURE 2. DEFINITIONS OF  $t_{rr}$ ,  $t_a$  AND  $t_b$**




FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC




FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC




FIGURE 5. TYPICAL  $t_{rr}$ ,  $t_a$ ,  $t_b$  vs FORWARD CURRENT




FIGURE 6. TYPICAL CURRENT DERATING CURVE w.r.t. CASE TEMPERATURE




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. CURRENT VOLTAGE WAVEFORM

$$I_{L\text{peak}} = 1A, L = 40mH, R < 0.1\Omega, W_{avl} = (1/2) Li^2[V_{avl}/(V_{avl}-V_{dd})]$$

**30A Ultrafast Dual Diode**  
**With Soft Recovery Characteristic**

May 1991

**Features**

- Ultrafast with Soft Recovery Characteristic ( $t_{rr} < 55\text{ns}$ )
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 600V
- Avalanche Energy Rated

**Applications**



- Switching Power Supply
- Power Switching Circuits
- General Purpose

**Description**

RURD3040, RURD3050, RURD3060 are ultrafast dual diodes ( $t_{rr} < 55\text{ns}$ ) with soft recovery characteristics ( $t_a/t_b \approx 1$ ). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-218AC packages.

**Package**

**Symbol**

**Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ )**

	RURD3040	RURD3050	RURD3060
Peak Repetitive Reverse Voltage..... $V_{RRM}$	400V	500V	600V
Working Peak Reverse Voltage..... $V_{RWM}$	400V	500V	600V
DC Blocking Voltage..... $V_R$	400V	500V	600V
Average Rectified Forward Current..... $I_{F(AV)}$ (Total device forward current at rated $V_F$ and $T_C = 150^\circ\text{C}$ )	30A	30A	30A
Peak Forward Repetitive Current..... $I_{FRM}$ (Rated $V_F$ , square wave 20kHz)	70A	70A	70A
Nonrepetitive Peak Surge Current..... $I_{FSM}$ (Surge applied at rated load condition halfwave 1phase 60Hz)	325A	325A	325A
Operating and Storage Temperature..... $T_{STG}, T_J$	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C



Electrical Characteristics (T<sub>C</sub> = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	RURD3040 LIMITS			RURD3050 LIMITS			RURD3060 LIMITS			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>F</sub>	I <sub>F</sub> = 30A T <sub>C</sub> = +150°C	-	-	1.30	-	-	1.30	-	-	1.30	V
	I <sub>F</sub> = 30A T <sub>C</sub> = +25°C	-	-	1.50	-	-	1.50	-	-	1.50	V
IR @ T <sub>C</sub> = +150°C	V <sub>R</sub> = 400V	-	-	1	-	-	-	-	-	-	mA
	V <sub>R</sub> = 500V	-	-	-	-	-	1	-	-	-	mA
	V <sub>R</sub> = 600V	-	-	-	-	-	-	-	-	1	mA
IR @ T <sub>C</sub> = +25°C	V <sub>R</sub> = 400V	-	-	30	-	-	-	-	-	-	μA
	V <sub>R</sub> = 500V	-	-	-	-	-	30	-	-	-	μA
	V <sub>R</sub> = 600V	-	-	-	-	-	-	-	-	30	μA
t <sub>rr</sub>	I <sub>F</sub> = 1A	-	-	55	-	-	55	-	-	55	ns
	I <sub>F</sub> = 30A	-	-	60	-	-	60	-	-	60	ns
t <sub>a</sub>	I <sub>F</sub> = 1A	-	20	-	-	20	-	-	20	-	ns
	I <sub>F</sub> = 30A	-	38	-	-	38	-	-	38	-	ns
t <sub>b</sub>	I <sub>F</sub> = 1A	-	15	-	-	15	-	-	15	-	ns
	I <sub>F</sub> = 30A	-	20	-	-	20	-	-	20	-	ns
R <sub>θjc</sub>		-	-	1.2	-	-	1.2	-	-	1.2	°C/W
W <sub>avl</sub>	see Fig. 7&8	-	-	20	-	-	20	-	-	20	mj

Definitions

V<sub>F</sub> = Instantaneous forward voltage (pw = 300μs, D = 2%).

I<sub>R</sub> = Instantaneous reverse current (pw = 300μs, D = 2%).

t<sub>rr</sub> = Reverse recovery time at di<sub>F</sub>/dt = 100A/μs (See Figure 2), summation of t<sub>a</sub> + t<sub>b</sub>.

t<sub>a</sub> = Time to reach peak reverse current at di<sub>F</sub>/dt = 100A/μs (See Figure 2).


t<sub>b</sub> = Time from peak I<sub>RM</sub> to projected zero crossing of I<sub>RM</sub> based on a straight line from peak I<sub>RM</sub> through 25% of I<sub>RM</sub>. (See Figure 2)

R<sub>θjc</sub> = Thermal resistance junction to case.

W<sub>avl</sub> = Controlled avalanche energy (See Figures 7 & 8).

pw = pulse width.

D = duty cycle.



V<sub>1</sub> amplitude controls I<sub>F</sub>  
 V<sub>2</sub> amplitude controls di/dt  
 L<sub>1</sub> = self inductance of R<sub>4</sub>

$$t_1 \geq 5 t_a (\text{max})$$

$$t_2 > t_{rr}$$

$$t_3 > 0$$

$$\frac{L_1}{R_4} \leq \frac{t_a (\text{min})}{10}$$

FIGURE 1. t<sub>rr</sub> TEST CIRCUIT




FIGURE 2. DEFINITIONS OF t<sub>rr</sub>, t<sub>a</sub> AND t<sub>b</sub>




FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC




FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC




FIGURE 5. TYPICAL  $t_{rr}$ ,  $t_a$ ,  $t_b$  vs FORWARD CURRENT




FIGURE 6. TYPICAL CURRENT DERATING CURVE w.r.t. CASE TEMPERATURE




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. CURRENT VOLTAGE WAVEFORM

$$I_{L\text{peak}} = 1\text{A}, L = 40\text{mH}, R < 0.1\Omega, W_{avi} = (1/2) LI^2 [V_{avi}/(V_{avi}-V_{dd})]$$

# POWER MOSFETS

# 13

## APPLICATION NOTES

	<b>PAGE</b>
AN7244.1 Understanding Power MOSFETS .....	13-3
AN7254.1 Switching Waveforms of the L <sup>2</sup> FET: A 5 Volt Gate-Drive Power MOSFET .....	13-7
AN7260.1 Power MOSFET Switching Waveforms: A New Insight .....	13-15
AN7332.1 The Application of Conductivity-Modulated Field-Effect Transistors.....	13-22
AN8602.1 The IGBTs - A New High Conductance MOS-Gated Device.....	13-27
AN8603.1 Improved IGBTs with Fast Switching Speed and High-Current Capability .....	13-30
AN8610.1 Spicing-Up Spice II Software for Power MOSFET Modeling .....	13-34
AN8829.1 SP600 and SP601 an HVIC MOSFET/IGT Driver for Half-Bridge Topologies.....	13-42
AN9010.2 HIP2500 High Voltage (500V <sub>DC</sub> ) Half-Bridge Driver IC .....	13-48
AN9105.1 HVIC/IGBT Half-Bridge Converter Evaluation Circuit .....	13-52



## UNDERSTANDING POWER MOSFETs

Author: Tom McNulty

Power MOSFETs (Metal Oxide Semiconductor, Field Effect Transistors) differ from bipolar transistors in operating principles, specifications, and performance. In fact, the performance characteristics of MOSFETs are generally superior to those of bipolar transistors: significantly faster switching time, simpler drive circuitry, the absence of a second-breakdown failure mechanism, the ability to be paralleled, and stable gain and response time over a wide temperature range. This note provides a basic explanation of general MOSFET characteristics, and a more thorough discussion of structure, thermal characteristics, gate parameters, operating frequency, output characteristics, and drive requirements.

### General Characteristics

A conventional n-p-n bipolar power transistor is a current-driven device whose three terminals (base, emitter, and collector) are connected to the body by silicon contacts. Bipolar transistors are described as minority-carrier devices in which injected minority carriers recombine with majority carriers. A drawback of recombination is that it limits the device's operating speed. And because of its current-driven base-emitter input, a bipolar transistor presents a low-impedance load to its driving circuit. In most power circuits, this low-impedance input requires somewhat complex drive circuitry.

By contrast, a power MOSFET is a voltage-driven device whose gate terminal, Figure 1(a), is electrically isolated from its silicon body by a thin layer of silicon dioxide ( $\text{SiO}_2$ ). As a majority-carrier semiconductor, the MOSFET operates at much higher speed than its bipolar counterpart because there is no charge-storage mechanism. A positive voltage applied to the gate of an n-type MOSFET creates an electric field in the channel region beneath the gate; that is, the electric charge on the gate causes the p-region beneath the gate to convert to an n-type region, as shown in Figure 1(b). This conversion, called the surface-inversion phenomenon, allows current to flow between the drain and source through an n-type material. In effect, the MOSFET ceases to be an n-p-n device when in this state. The region between the drain and source can be represented as a resistor, although it does not behave linearly, as a conventional resistor would. Because of this surface-inversion phenomenon, then, the operation of a MOSFET is entirely different from that of a bipolar transistor, which always retains its n-p-n character.

By virtue of its electrically-isolated gate, a MOSFET is described as a high-input impedance, voltage-controlled device, whereas a bipolar transistor is a low-input-imped-

ance, current-controlled device. As a majority-carrier semiconductor, a MOSFET stores no charge, and so can switch faster than a bipolar device. Majority-carrier semiconductors also tend to slow down as temperature increases. This effect, brought about by another phenomenon called carrier mobility (where mobility is a term that defines the average velocity of a carrier in terms of the electrical field imposed on it) makes a MOSFET more resistive at elevated temperatures, and much more immune to the thermal-runaway problem experienced by bipolar devices.

A useful by-product of the MOSFET process is the internal parasitic diode formed between source and drain, Figure 1(c). (There is no equivalent for this diode in a bipolar transistor other than in a bipolar darlington transistor.) Its characteristics make it useful as a clamp diode in inductive-load switching.




FIGURE 1. THE MOSFET, A VOLTAGE-CONTROLLED DEVICE WITH AN ELECTRICALLY ISOLATED GATE, USES MAJORITY CARRIERS TO MOVE CURRENT FROM SOURCE TO DRAIN (A). THE KEY TO MOSFET OPERATION IS THE CREATION OF THE INVERSION CHANNEL BENEATH THE GATE WHEN AN ELECTRIC CHARGE IS APPLIED TO THE GATE (B). BECAUSE OF THE MOSFET'S CONSTRUCTION, AN INTEGRAL DIODE IS FORMED ON THE DEVICE (C), AND THE DESIGNER CAN USE THIS DIODE FOR A NUMBER OF CIRCUIT FUNCTIONS.

## Structure

Harris Power MOSFETs are manufactured using a vertical double-diffused process, called VDMOS or simply DMOS. A DMOS MOSFET is a single silicon chip structured with a large number of closely packed, hexagonal cells. The number of cell varies according to the dimensions of the chip. For example, a 120-mil<sup>2</sup> chip contains about 5,000 cells; a 240-mil<sup>2</sup> chip has more than 25,000 cells.

One of the aims of multiple-cells construction is to minimize the MOSFET parameter  $r_{DS(ON)}$ , or resistance from drain to source, when the device is in the on-state. When  $r_{DS(ON)}$  is minimized, the device provides superior power-switching performance because the voltage drop from drain to source is also minimized for a given value of drain-to-source current.

Since the path between drain and source is essentially resistive, because of the surface-inversion phenomenon, each cell in the device can be assumed to contribute an amount,  $R_n$ , to the total resistance. An individual cell has a fairly low resistance, but to minimize  $r_{DS(ON)}$ , it is necessary to put a large number of cells in parallel on a chip. In general, therefore, the greater the number of paralleled cells on a chip, the lower its  $r_{DS(ON)}$  value:

$$r_{DS(ON)} = R_n/N, \text{ where } N \text{ is the number of cells.}$$

In reality,  $r_{DS(ON)}$  is composed of three separate resistances. Figure 2 shows a curve of the three resistive components for a single cell and their contributions to the overall value of  $r_{DS(ON)}$ . The value of  $r_{DS(ON)}$  at any point of the curve is found by adding the values of the three components at that point:

$$r_{DS(ON)} = R_{BULK} + R_{CHAN} + R_{EXT}$$

where  $R_{CHAN}$  represents the resistance of the channel beneath the gate, and  $R_{EXT}$  includes all resistances resulting from the substrate, solder connections, leads, and the package.  $R_{BULK}$  represents the resistance resulting from the narrow neck of n material between the two layers, as shown in Figure 1(a), plus the resistance of the current path below the neck and through the body of the device to the drain.


Note in Figure 2 that  $R_{CHAN}$  and  $R_{EXT}$  are completely independent of voltage, while  $R_{BULK}$  is highly dependent on applied voltage. Note also that below about 150 volts,  $r_{DS(ON)}$  is dominated by the sum of  $R_{CHAN}$  and  $R_{EXT}$ . Above 150 volts,  $r_{DS(ON)}$  is increasingly dominated by  $R_{BULK}$ . Table 1 gives a percentage breakdown of the contribution of each resistance for three values of voltage.

Two conclusions, inherent consequences of the laws of semiconductor physics, and valid for any DMOS device, can be drawn from the preceding discussion: First,  $r_{DS(ON)}$  obviously increases with increasing breakdown-voltage capability of a MOSFET. Second, minimum  $r_{DS(ON)}$  performance must be sacrificed if the MOSFET must withstand ever-higher breakdown voltages.

The significance of  $R_{BULK}$  in devices with a high voltage capability is due to the fact that thick, lightly doped epi layers are required for the drain region in order to avoid producing high electric fields (and premature breakdown) within the device. And as the epi layers are made thicker and more resistive to support high voltages, the bulk component of resistance rapidly increases (see Figure 2) and begins to dominate the channel and external resistance. The  $r_{DS(ON)}$  therefore, increases with increasing breakdown voltage capability, and low  $r_{DS(ON)}$  must be sacrificed if the MOSFET is to withstand even higher breakdown voltages.

There is a way around these obstacles. The  $r_{DS(ON)}$  in Figure 2 holds only for a relatively small chip. Using a larger chip results in a lower value for  $r_{DS(ON)}$  because a large chip has more cells (See Figure 3). A larger chip also increases MOSFET breakdown voltage capability.

The penalty for using a larger chip, however, is an increase in cost, since chip size is a major cost factor. And because chip area increases exponentially, not linearly, with voltage, the additional cost can be substantial. For example, to obtain a given  $r_{DS(ON)}$  at a breakdown voltage twice as great as the original, the new chip requires an area four or five times larger than the original. Although the cost does not rise exponentially, it is substantially more than the original cost.



**FIGURE 2. THE DRAIN-TO-SOURCE RESISTANCE ( $r_{DS(ON)}$ ) OF A MOSFET IS NOT ONE BUT THREE SEPARATE RESISTANCE COMPONENTS)**

**TABLE 1. PERCENTAGE RESISTANCE COMPONENTS FOR A TYPICAL CHIP**

$V_{DS}$	40V	150V	500V
$R_{CHANNEL}$	50%	23%	2.4%
$R_{BULK}$	35%	70%	97%
$R_{EXTERNAL}$	15%	7%	<1%




FIGURE 3. AS CHIP SIZE INCREASES,  $r_{DS(ON)}$  DECREASES, & VOLTAGE HANDLING CAPABILITY INCREASES

Effects of Temperature

The high operating temperatures of bipolar transistors are a frequent cause of failure. The high temperatures are caused by hot-spotting, the tendency of current in a bipolar device to concentrate in areas around the emitter. Unchecked, this hot-spotting results in the mechanism of thermal runaway, and eventual destruction of the device. MOSFETs do not suffer this disadvantage because their current flow is in the form of majority carriers. The mobility of majority carriers (where, again, mobility is a term that defines the average velocity of a carrier in terms of the electrical field imposed on it) is temperature dependent in silicon: mobility decreases with increasing temperature. This inverse relationship dictates that the carriers slowdown as the chip gets hotter. In effect, the resistance of the silicon path is increased, which prevents the concentrations of current that lead to hot spots. In fact, if hot spots do attempt to form in a MOSFET, the local resistance increases and defocuses or spreads out the current, rerouting it to cooler portions of the chip.

Because of the character of its current flow, a MOSFET has a positive temperature coefficient of resistance, as shown by the curves of Figure 4.




FIGURE 4. MOSFETs HAVE A POSITIVE TEMPERATURE COEFFICIENT OF RESISTANCE, WHICH GREATLY REDUCES THE POSSIBILITY OF THERMAL RUNAWAY AS TEMPERATURE INCREASES

The positive temperature coefficient of resistance means that a MOSFET is inherently stable with temperature fluctuation, and provides its own protection against thermal runaway and second breakdown. Another benefit of this characteristic is that MOSFETs can be operated in parallel without fear that one device will rob current from the others. If any device begins to overheat, its resistance will increase, and its current will be directed away to cooler chips.

Gate Parameters

To permit the flow of drain-to-source current in an n-type MOSFET, a positive voltage must be applied between the gate and source terminals. Since, as described above, the gate is electrically isolated from the body of the device, theoretically no current can flow from the driving source into the gate. In reality, however, a very small current, in the range of tens of nanoamperes, does flow, and is identified on data sheets as a leakage current,  $I_{GSS}$ . Because the gate current is so small, the input impedance of a MOSFET is extremely high (in the megohm range) and, in fact, is largely capacitive rather than resistive (because of the isolation of the gate terminal).

Figure 5 illustrates the basic input circuit of a MOSFET. The elements are equivalent, rather than physical, resistance, R, and capacitance, C. The capacitance, called  $C_{ISS}$  on MOSFET data sheets, is a combination of the device's internal gate-to-source and gate-to-drain capacitance. The resistance, R, represents the resistance of the material in the gate circuit. Together, the equivalent R and C of the input circuit determine the upper frequency limit of MOSFET operation.




FIGURE 5. A MOSFET'S SWITCHING SPEED IS DETERMINED BY ITS INPUT RESISTANCE R AND ITS INPUT CAPACITANCE  $C_{ISS}$

Operating Frequency

Most DMOS processes develop the polysilicon gate structure rather than the older metal-gate type. If the resistance of the gate structure (R in Figure 5) is high, the switching time of the DMOS device is increased, thereby reducing its upper operating frequency. Compared to a metal gate, a polysilicon gate has a higher gate resistance. This property accounts for the frequent use of metal-gate MOSFET in high-frequency (greater than 20MHz) applications, and polysilicon-gate MOSFETs in higher-power but lower-frequency systems.

Since the frequency response of a MOSFET is controlled by the effective R and C of its gate terminal, a rough estimate can be made of the upper operating frequency from

datasheet parameters. The resistive portion depends on the sheet resistance of the polysilicon-gate overlay structure, a value of approximately  $20\text{W}/\square$ . But whereas the total R value is not found on datasheets, the C value ( $C_{ISS}$ ) is; it is recorded as both a maximum value and in graphical form as a function of drain-to-source voltage. The value of  $C_{ISS}$  is closely related to chip size; the larger the chip, the greater the value. Since the RC combination of the input circuit must be charged and discharged by the driving circuit, and since the capacitance dominates, larger chips will have slower switching times than smaller chips, and are, therefore, more useful in lower-frequency circuits. In general, the upper frequency limit of most power MOSFETs spans a fairly broad range, from 1MHz to 10MHz.


### Output Characteristics

Probably the most used MOSFET graphical data is the output characteristics or plot of drain-to-source voltage ( $V_{DS}$ ) as a function of drain-to-source current ( $I_D$ ). A typical characteristic, shown in Figure 6, gives the drain current that flows at various  $V_{DS}$  values as a function of the gate-to-source voltage ( $V_{GS}$ ). The curve is divided into two regions: a linear region in which  $V_{DS}$  is small and drain current increases linearly with drain voltage, and a saturated region in which increasing drain voltage has no effect on drain current (the device acts as a constant-current source). The current level at which the linear portion of the curve joins with the saturated portion is called the pinch-off region.

### Drive Requirements

When considering the  $V_{GS}$  level required to operate a MOSFET, note, from Figure 6, that the device is not turned on (no drain current flows) unless  $V_{GS}$  is greater than a certain level (called the threshold voltage). In other words, the threshold voltage must be exceeded before an appreciable increase in drain current can be expected. Generally  $V_{GS}$  for many types of DMOS devices is at least 2V. This is an important consideration when selecting devices or designing circuits to drive a MOSFET gate: the gate-drive circuit must provide at least the threshold-voltage level, but preferably, a much higher one.

As Figure 6 shows, a MOSFET must be driven by a fairly high voltage, on the order of 10V, to ensure maximum saturated drain-current flow. However, integrated circuits, such as TTL types, cannot deliver the necessary voltage levels unless they are modified with external pull-up resistors. Even with a pull-up to 5V, a TTL driver cannot fully saturate most MOSFETs. Thus, TTL drivers are most suitable when the current to be switched is far less than the rated current of the MOSFET. CMOS ICs can run from supplies of 10V, and these devices are capable of driving a MOSFET into full saturation. On the other hand, a CMOS driver will not switch the MOSFET gate circuit as fast as a TTL driver. The best results, whether TTL or CMOS ICs provide the drive, are achieved when special buffering chips are inserted between the IC output and gate input to match the needs of the MOSFET gate.



**FIGURE 6. MOSFETs REQUIRE A HIGH INPUT VOLTAGE (AT LEAST 10V) IN ORDER TO DELIVER THEIR FULL RATED DRAIN CURRENT**



## SWITCHING WAVEFORMS OF THE L<sup>2</sup>FET: A 5 VOLT GATE-DRIVE POWER MOSFET

Author: C. Frank Wheatley, Jr. and Harold R. Ronan, Jr.

The switching waveforms of a newly announced series of power MOSFET devices called Logic Level FETs (L<sup>2</sup>FETs) and featuring a 5V gate drive are presented and contrasted with those of the more conventional 10V gate drive devices. A new method of characterizing MOSFET switching performance is discussed in which the MOSFET is treated as a vertical JFET driven in cascade from a low voltage lateral MOS. The 2:1 advantage in rise and fall time and the 4:1 reduction in switching "dynamic V<sub>(SAT)</sub>" dissipation with constant drive power of the L<sup>2</sup>FET over the 10V MOSFET are demonstrated and discussed

### Background

A new series of power MOSFET devices called Logic Level FETs, or L<sup>2</sup>FETs, is compatible with the 5V power supply used for logic circuitry. L<sup>2</sup>FETs retain the on resistance, drain current, and blocking voltage ratings of their 10V predecessors, but operate from a much less costly 5V supply.

The reduction in gate drive voltage is the result of halving the thickness of the gate insulator from the industry standard 100nm to 50nm (500Å). Since the surface inversion of the MOS channel is determined by the gate insulator voltage field, halving the insulator thickness halves the applied gate voltage without compromising drain characteristics.

The apparent conclusion from a study of the switching waveforms of the new device that halving the gate oxide thickness would double the gate capacitance and halve the switching speed does not prove true. Measurements demonstrate empirically a 2:1 increase in switching speed for the L<sup>2</sup>FET over its 100nm predecessor, where gate drive power is the same for both devices. The "dynamic V<sub>(SAT)</sub>" dissipation is lowered by a factor of four. The apparent anomalies are explained with the aid of a new method of switching characterization developed by treating the power MOSFET as a grounded gate, depletion mode, vertical JFET driven in cascade by a grounded source, enhancement mode, lateral MOS. The waveforms and switching characterization methods are described in detail below.

### L<sup>2</sup>FET Characteristics Compared to Standard Types - A Brief Review

Thirty-two different power MOSFETs of the L<sup>2</sup>FET structure have been announced. These devices were designed to be totally interchangeable with the standard power MOSFET with respect to output characteristics, while offering twice the

gate sensitivity, as shown in Figures 1, 2, and 3, which are comparisons of the industry standard RFM10N15 with its Logic Level FET counterpart, the RFM10N15L. (Although the L suffix notation in the type number will ultimately be valid for the entire product matrix, the L<sup>2</sup>FET product currently available is limited to n-channel devices handling 200V or less, with 15A ratings or less.)




FIGURE 1. DRAIN CURRENT vs. DRAIN VOLTAGE CURVES FOR REPRESENTATIVE STANDARD AND L<sup>2</sup>FET DEVICES




FIGURE 2. DRAIN CURRENT vs. LOW DRAIN VOLTAGE CURVES FOR REPRESENTATIVE STANDARD AND L<sup>2</sup>FET DEVICES DEMONSTRATING THAT R<sub>ON</sub> HAS NOT BEEN SACRIFICED IN THE L<sup>2</sup>FET

Figures 1 and 2 are plots of drain current versus drain voltage with gate voltage as the running parameter. The L<sup>2</sup>FET gate voltage is in parenthesis. The low drain voltage curves of Figure 2 demonstrate that R<sub>ON</sub> has not been sacrificed in the L<sup>2</sup>FET. Figure 3 is the transfer characteristic comparison

for three different temperatures. The abscissa has two scales to reflect the different gate sensitivities; again, L values are in parenthesis. It is evident from the curve that:

1. The threshold voltage is scaled down by a factor of two for the L<sup>2</sup>FET.
2. The threshold voltage temperature coefficient in mV/°C is scaled down.
3. The current level for zero temperature coefficient is unchanged.
4. The transconductance is scaled up by a factor of two.

All other L<sup>2</sup>FETs have similar relationships to their respective predecessors.




FIGURE 3. TRANSFER CHARACTERISTIC

### Switching Waveforms with Conventional Drive

The first concern when comparing devices with such a large difference of transfer sensitivity is one of "other things being equal". If the standard device is driven between zero and ten volts with an  $R_G$  of 25Ω, impedance transformation dictates that the L<sup>2</sup>FET should be driven between zero and five volts with an  $R_G$  of 6 1/4 Ω, thereby transforming open circuit voltage and short circuit current by factors of 2 (or 1/2). With these parameters, either drive system will supply a peak  $R_G$ , or generator dissipation, of one watt.


Figure 4 displays the drain voltage versus time of the RFM10N15 and the RFM10N15L when each is driven as described above with a 5A, 75V resistive load line. The time scale is 100ns per division. The table under the graph compares on delay time, rise time, off delay time, and fall time for each device. The times are measured in the normal manner, that is, involving the 10% and 90% points of the input voltage and output voltage waveforms.

Note that:

1. The rise and fall times are not symmetrical
2. The L<sup>2</sup>FET is faster

3. There is a "dynamic  $V_{(SAT)}$ " type of behavior
4. The "dynamic  $V_{(SAT)}$ " is of a lesser amplitude for the L<sup>2</sup>FET

These observations are discussed below.



TYPE	GATE DRIVE	$R_G$ (Ω)	$t_{D(ON)}$ (ns)	$t_{(RISE)}$ (ns)	$t_{D(OFF)}$ (ns)	$t_{(FALL)}$ (ns)
RFM10N15 (100nm)	0-10V	25	15	120	123	73
RFM10N15L (50nm)	0-5V	6.25	11	57	104	62

FIGURE 4. DRAIN VOLTAGE vs. TIME CURVES FOR REPRESENTATIVE STANDARD AND L<sup>2</sup>FET DEVICES

### Switching Waveforms with Constant Current Drive

The power MOSFET is a current driven device during transitions due to the charging or discharging of capacitances. In actual applications, most drive circuits exhibit a first order approximation to a constant current where the voltage compliance is determined by ground potential or the drive circuit power supply voltage. The on current may not equal the off current; this situation is addressed below.

Figure 5 presents the curves for the RFM10N15 and RFM10N15L when each is driven from a current generator whose  $I_{G1} = I_{G2}$ , with gate voltage limits of zero and 10 or (5) volts. The drive current is kept the same for both devices in this case even though the L<sup>2</sup>FET receives less drive power or energy. The value for  $I_{G1}$  and  $I_{G2}$  was chosen as 5mA; the time scale is 1μs/division.

Note that:

1. The rise and fall times of a given device are the same with current drive.
2. The two devices have similar output waveforms in most regions.
3. There is a persistent "dynamic  $V_{(SAT)}$ " even at slow switching speeds.

- The "dynamic  $V_{SAT}$ " curves are symmetrical during the low drain voltage portion of the turn on and turn off portion.
- The "dynamic  $V_{SAT}$ " curves are lower in amplitude by a factor of approximately two for the L<sup>2</sup>FET.




FIGURE 5. CHARACTERIZATION CURVES FOR REPRESENTATIVE DEVICES DRIVEN FROM A CURRENT GENERATOR

### Large Signal Equivalent Circuit of the MOSFET

If we are to understand the differences and similarities of the L<sup>2</sup>FET relative to the conventional power MOSFET, the conventional power MOSFET must first be understood. Figure 6 shows a properly proportioned cross sectional view of the power MOSFET.




FIGURE 6. CROSS SECTION OF POWER MOSFET

When the drain voltage is very low and the gate is forward biased, an accumulation layer exists for the n- region beneath the gate. This layer may be thought of as serving the function of the drain for the lateral MOS. In addition, it serves as a source for a vertical depletion mode JFET. The gate of the JFET is formed by the body diffusion, particularly in the neck region. The JFET drain is the n+ region usually thought of as being the MOSFET drain. This situation is shown in Figure 6, where the cross sectional view of the MOSFET is shown. The lateral MOS and the vertical JFET

are schematically implied by the left half of Figure 6. The right half indicates the edge of the depletion width for several drain voltages. Note how the JFET pinches off, such that increased drain voltage is supported predominately by the JFET. This structure is schematically represented as shown in Figure 7. Note that the third quadrant diode is caused by the p-n junction associated with the gate and drain characteristic (common to all JFETs). A parasitic n-p-n transistor is not shown, nor is it discussed in this Note. Voltage node (4) is within the device, and is not precisely a single node, as represented.




FIGURE 7. SCHEMATIC REPRESENTATION OF THE CROSS SECTION OF FIGURE 6

### Interelectrode Capacitance

The equivalent circuit of Figure 7 contains four voltage nodes. Therefore, six capacitors will exist to couple these nodes. The switching waveforms are determined by these capacitors and the small signal equivalent circuit of the MOS and JFET. Of course, the MOS and JFET small signal equivalent circuits are nonlinear functions of voltage and current and invariant with frequency. Similarly, the capacitors are nonlinear with voltage and current.

Industry data sheets show three terminal characterization of this four node network at zero drain current. Under this condition, the transconductance and output resistance are zero and infinity for both the MOS and the JFET. This condition reduces the power MOSFET to the capacitor network of Figure 8, which may be replaced by three capacitors. Note that this situation is valid only when no MOSFET current flows.




FIGURE 8. CAPACITOR NETWORK REPRESENTATION OF THE POWER MOSFET

When current does flow, node (4) of Figure 7 is a low impedance node due to the source follower characteristic of the JFET. Similarly, nodes (1) and (3) are generally low impedance nodes by virtue of the ground reference and the load resistance. Therefore, capacitive currents will usually be significant only to the input node, (2). Capacitors C<sub>12</sub>, C<sub>23</sub>, and C<sub>24</sub> are examined below over most of the switching regime when current is flowing.

## Gate to Source Capacitance, $C_{12}$

When all of the die except the actual MOSFET cells are ignored, Figure 6 shows that the gate to source capacitance ( $C_{12}$ ) is that from the poly gate upward through the thick oxide to the source metal. In addition, there is a contribution from the poly gate to the n+ source through the thin gate oxide. Additionally a fringing capacitance exists at the edge of the polysil gate. These components of  $C_{12}$  are invariant with voltage and current. There is a fourth component from the poly gate to a region about half way along the MOS channel through the gate oxide. This component is actually distributed, and varies somewhat with current and voltage.

## Gate to Drain Capacitance, $C_{23}$

Capacitor  $C_{23}$  exists only when no accumulation layer is present beneath the poly gate. Otherwise, the accumulation layer acts as an electrostatic shield. This layer exists whenever the drain voltage immediately beneath the gate oxide is essentially negative relative to the poly gate. In addition, the capacitive coupling from drain to gate diminishes greatly when the JFET is pinched off. Therefore,  $C_{23}$  exists for only a small range of drain voltage. In addition, it should decrease rapidly as the pinch-off voltage level is approached because the effective area of concern is closed off similarly to the aperture of a camera (for a hex cell).

## Gate to Internal Electrode Capacitance, $C_{24}$

Capacitor  $C_{24}$  is rather large for positive gate voltages. It is made up of that area between the poly gate and the accumulation layer, plus some of the area between the poly gate and the middle of the MOS channel. In both cases, the dielectric is the thin gate oxide. So long as the gate voltage is positive relative to the n- layer beneath the poly gate, the accumulation layer exists and  $C_{24}$  is invariant. This accumulation layer ceases to exist when the external drain voltage minus the IR drop through the n- neck region approximately equals the gate voltage. The area associated with the accumulation layer (JFET cathode) rapidly decreases with increased drain voltage. In addition, a depletion layer may now form, leading to a further reduction of  $C_{24}$ .

## Waveforms Expected from the Model

The following discussion relates the prior model discussion to the waveforms of Figure 5. The discussion begins with the gate voltage at +5V or +10V and the gate current equal to zero. This condition corresponds to saturated behavior, where the drain current is approximately equal to  $I_D(\max)$  and the drain voltage equals  $I_D(\max)$  times  $R_{DS}(ON)$ .

### Gate Voltage Slope - $t_{OFF}$ Delay

As time progresses,  $I_G = -5mA$ , which must flow through  $C_{12} + C_{23} + C_{24}$  of Figure 8 because the MOS and JFET are both heavily biased into conduction. Therefore,  $dV_4/dt = dV_3/dt =$  nearly 0. With large positive gate bias and drain voltage near zero,  $C_{23}$  is zero and  $C_{12}$  and  $C_{24}$  are constant. As a result, the gate voltage should be a straight line with a slope equal to:

$$dV_G/dt = I_G/(C_{12} + C_{24}) \quad (1)$$

## Gate Voltage Plateau

As the gate voltage decreases, the drain voltage will increase imperceptibly at first until the gate voltage drops enough to bias the MOS into its constant current mode. At this point, the very high transconductance of the MOS is consistent with very little change in gate voltage to reduce the current by several percent. Several percent change in drain current corresponds to many volts in drain voltage. As a result, the gate current no longer flows from  $C_{12}$  during the constant gate voltage plateau.

### Drain Voltage Shallow Slope

Since  $C_{23}$  is still zero, all gate current must flow from  $C_{24}$ . Assuming that the gate voltage is plateaued and that the JFET is still heavily forward biased, node 4 of Figure 7 must ramp at linear rate. Therefore, the JFET must also ramp at this same rate.

$$dV_D/dt = I_G/C_{24} \quad (2)$$

Again this curve will approximate a straight line.

### Drain Transition Voltage

As mentioned above,  $C_{24}$  rapidly decreases once the drain voltage is slightly greater than the gate voltage. (Actually, this voltage is the n- voltage directly beneath the gate oxide, and differs from the drain voltage by an amount nearly equal to  $I_D R_{DS}(ON)$ .)

Since the drain voltage is still fairly low and the drain current has not changed much, the gate plateau voltage still exists. Equation 2 still applies except that the value of  $C_{24}$  has materially decreased and  $C_{23}$  has become finite. This situation results in a substantial increase in  $dV_D/dt$ .

### JFET Pinch Off Voltage - Drain Voltage Steep Slope

As the drain voltage approaches the pinch off voltage of the JFET, the JFET comes out of saturation and starts to support MOSFET drain voltage. The voltage gain of the active JFET permits large changes in the JFET drain voltage for small changes in its source-to-gate voltage. But the JFET source-to-gate voltage is the lateral MOS drain-to-source voltage, which is dominated by equation 2 (but for low values of  $C_{24}$ ).

### Gate Voltage Curvature from Plateau

As the drain voltage increases, the drain current decreases. This condition requires significant decrease in gate voltage until the gate threshold is approached. A significant portion of the gate current must now flow through  $C_{12}$ . This flow produces a gradual transition in the gate voltage and some slowing of the drain voltage waveform.

### Gate Voltage Slope - $t_{(ON)}$ Delay

When the drain is totally off, most of the gate current flows from  $C_{12}$ . Again, this capacitance is constant, so that the waveform is a straight line with a slope equal to:

$$dV_G/dt = I_G/C_{12} \quad (3)$$




FIGURE 9. TEST CIRCUIT

### New Switching Characterization for Power MOSFETs

The above discussion suggests that a new method of characterization may be provided for resistive switching with power MOSFETs, where constant current gate drive is employed during the transition time.<sup>1</sup> The below method bears some similarity to the gate charge concept.<sup>2</sup> The state of the gate charge is a continuous plot in this work, however, rather than a single point. This approach permits a knowledge of all waveforms with any drive circuitry, rather than just the total elapsed time. In addition, the total elapsed time is fixed (at just under 50 microseconds) by choosing the required value of constant gate current. Circuit designers are usually more comfortable with milliamperes and microseconds (although the product is charged in nanocoulombs).

#### Test Circuit - Drive

A test circuit is shown in Figure 9. The heart of this circuit is the Harris CA3280 integrated circuit. This is an operational transconductance amplifier (OTA) operated as a comparator. An OTA is a current output circuit where the output current and output transconductance are programmed by the amplifier bias current ( $I_{ABC}$ ). Internal chip circuit feedback assures an extremely high output impedance within a compliance range established by the supply voltages. The circuit of Figure 9 is actually two OTA's in parallel. The linearizing diodes on this chip are not used.

A value of  $I_{ABC}$  is established from the collector of the 2N4036. The current into the load (the gate of the MOSFET under test) may be varied between  $+I_{ABC}$  and  $-I_{ABC}$  times a constant of proportionality (approximately 0.9). The actual value depends upon the input differential input voltage. As a comparator, the differential voltage is large resulting in saturated behavior of  $\pm I_{ABC}$ . If the gate voltage comes within a volt of the rail voltages, this current goes to zero, producing a clamping voltage. For the purposes of this Note, these supply voltages are adjusted to clamp 0 volts and +10 volts for the normal n-channel MOSFET. The behavior of this IC is excellent from submicroamperes to about 2.5mA. Higher current may be achieved by stacking many CA3280 pack-

ages one on top of another and soldering the leads to a parallel the chips rather than wiring many sockets. However, this arrangement may require an increase in the bypass capacitor values.

A CA3240E MOS input op amp is used as a unity gain follower. Otherwise, the  $1m\Omega$  or  $10m\Omega$  shunting impedance of the scope would load the high impedance circuitry associated with the MOSFET gate.

#### Testing Conditions

A pulse generator is set for  $50\mu s$  on time duration and approximately 25ms repetition rate (about 0.2% duty cycle). The  $\pm$  clamp voltages are set to the appropriate values. The power MOSFET load resistor is chosen to equal the maximum rated voltage divided by the maximum rated current.

With a low value of drain supply voltage, observe the gate voltage while adjusting  $I_{ABC}$ . A convenient set of conditions occurs when a short dwell time of several  $\mu s$  exists at the +10V level. Minor adjustments may be desired for  $I_{ABC}$  as the drain supply voltage is increased to maximum rated value. The L<sup>2</sup>FETs would be tested at +5V gate clamp.

Figure 10 exhibits the pertinent waveforms for an RFM15N15. All power MOSFETs have similar waveforms. Figure 10(a) is the 3V signal to the CA3280. Figure 10(b) is the power MOSFET gate current. In this example, the amplitude is  $\pm 1mA$  with a third state of 0mA. Figure 10(c) displays the gate voltage and the drain voltage, 10V peak-to-peak and 150V peak-to-peak. Figure 10(d) is a piece wise linear approximation of Figure 10(c). The datum line is zero volts and applies to both waveforms. The time scale of the waveforms of Figure 10 is 100 $\mu s$  full scale.

There are some features of the gate and drain voltage waveforms that should be noted. These features are consistent with the equivalent model discussion.

1. The waveforms during the positive gate current time are symmetrical to those during the negative gate current time. Exceptions will occur for very fast or very slow switching, and for nonsymmetrical current drive. These exceptions are discussed in the following.

## Application Note 7254

2. The drain voltage waveform contains a rather steep slope with a fairly constant  $dv/dt$  over most of the drain voltage excursion.
3. The drain voltage contains a rather shallow slope with a fairly constant  $dv/dt$  over the remainder of the drain voltage excursion.
4. The drain transition voltage (defined as the intercept of the above two near straight lines) typically occurs when the drain voltage equals the sum of the gate voltage (at that instant of time) plus the product of the drain current times  $r_{DS(on)}$ .
5. The gate voltage waveform contains three near straight line segments during the positive gate current transition time.




FIGURE 10. (a) 3V SIGNAL TO THE CA3280, (b) POWER MOSFET GATE CURRENT, (c) GATE AND DRAIN VOLTAGE, (d) PIECE WISE LINEAR APPROXIMATION OF 10(c)

### Application of the Switching Data

Figure 11 is a family of curves similar to Figure 10(c), where the drain supply voltage is fixed at four values. Note that the ordinate is 10V full scale for the gate voltage, while it is normalized to 100% of maximum-rated drain voltage for the drain-voltage curves. All four sets of curves are taken with a

predetermined gate current,  $\pm I_T$ . The abscissa is also normalized to 100 ( $I_T/I_G$ ) microseconds full scale, where  $I_G$  is the actual gate drive current. With this characteristic curve, switching behavior may be readily predicted for almost any driving circuit, provided the load is resistive.




FIGURE 11. CURVES SIMILAR TO THOSE OF FIGURE 10(c) WITH DRAIN SUPPLY VOLTAGE FIXED AT FOUR VALUES

### Symmetrical Current Drive

Waveforms of Figure 11 will scale in an inverse manner with gate current. Driving current was varied from  $\pm 200\text{mA}$  to  $\pm 2\mu\text{A}$  for the device of Figure 11. Measurements of delay time (on), rise time, delay time (off), and fall time are plotted in Figure 12 and compared to the inverse scaling suggested by Figure 11.




FIGURE 12. VARIOUS TIME MEASUREMENTS COMPARED TO THE INVERSE SCALING SUGGESTED BY FIGURE 11.

It is anticipated that very slow switching (in the millisecond region) will result in the chip thermally tracking the power dissipation, which would cause some deviation from the

inverse scaling. This condition was not noted on Figure 12 for gate currents as low as  $\pm 2\mu\text{A}$ .

Large gate currents result in very fast switching waveforms. The gate of each hex cell is accessed through a gate pad and gate runners, which are of a low resistivity metal followed by buried polysilicon of a moderate resistivity. As a result, the high gate currents cause a propagation delay to exist for those cells far removed from the gate runners. This effect is not seen in Figure 12, even though the gate current was increased to  $\pm 200\text{mA}$ .

### Asymmetrical Current Drive

The positive and negative gate drive will often be dissimilar. Of course, the scaling must reflect this situation. At other times the gate current varies with amplitude. This condition is always true when driving from a pulse generator of fixed resistance. Piecewise linear methods will yield the gate current, which will permit the proper piecewise linear scaling. This calculation could be done in the following manner:

1. Mark eleven small x's along the gate waveform of Figure 11 dividing it into 10 equal voltage segments; for example,  $V_G = 0, 1, 2, \dots, 9, 10\text{V}$ .
2. Draw a vertical line through each x the full height of the figure, creating 10 time segments.
3. If the driving-pulse amplitude is 0 to 10 volts with an internal resistance of 100 ohms, calculate the piecewise linear gate current for each time segment.  $I_{G1} = (10 - 0.5)/100 = 95\text{mA}$ ,  $I_{G2} = (10 - 1.5)/100 = 85\text{mA}$ , etc.
4. Then scale each waveform within the pertinent time segment by the proper gate current.
5. Smooth the curves.
6. Create 10 more time segments for the right half of Figure 11 corresponding to an average gate voltage of 9.5, 8.5, . . . 1.5, 0.5 volts. Call these segments 11, 12, . . . 19, 20.
7. In that the pulse-generator voltage is now zero volts, calculate  $I_G$  as:  
 $I_{G11} = (0 - 9.5)/100 = -95\text{mA}$ ,  $I_{G12} = (0 - 8.5)/100 = -85\text{mA}$ , etc.
8. Repeat 4 and 5. L<sup>2</sup>FETs would be treated with smaller voltage segments.

Generally, the gate-voltage plateau of Figure 11 will not be located at the middle of the pulse-generator amplitude (5 volts). As a result, rise and fall times measured this way experience differing gate currents and are "nonsymmetrical". This type of measurement will also lead one to observe temperature sensitivities, load-current sensitivities, and device-to-device variability, all of which are more circuit dependent than device dependent.

### Source-Lead Inductance

The gate-voltage waveforms may be corrected by the voltage across the source-lead inductance and external inductance, which may be mutually common to the input and

output current loops. This voltage,  $L \, di/dt$ , may be approximated and applied to the gate-voltage waveform after scaling Figure 12 for the actual gate currents. Generally, this effect is not appreciable for gate current small relative to  $\pm 100\text{mA}$ . A very loose circuit wiring arrangement with inches of mutually common source wire will exaggerate this effect.


### Gate Voltage Propagation Effects

Most power MOSFET applications need switch no faster than tenths of a microsecond, but should faster switching be required, this section will become important. It must be understood that the power MOSFET appears as a distributed network of many cells when used for very fast switching.

The thousands of individual MOSFET cells are connected in parallel with highly conductive metal for the sources and drains. However, the gates are paralleled with a moderately conductive film of doped polysilicon. As a result, a very steep voltage wavefront applied to the gate pad will bias those cells close by, but a delay will occur for turn on or turn off. Because of the nonlinear "input capacitance" of each cell, the delay cannot be characterized by a pure number of so many nanoseconds.

Presently, most manufacturers characterize typical switching speed for a single test condition. The test conditions are usually chosen to present the most favorable result, usually near the upper limit of usefulness.

Figures 13(a), (b), and (c) show the increasing effect of gate voltage propagation. The gate waveform is the only one shown because the drain is not affected so drastically. This is true because some cells are overdriven, offsetting the effect of the starved cells. Care must be exercised when operating with large gate effects similar to those of Figure 13(c).



**FIGURE 13. CURVES SHOWING THE INCREASING EFFECT OF GATE VOLTAGE PROPAGATION**

## Application Note 7254

Gate-propagation effects may be reduced by the following design methods:

1. Many gate runners.
2. More conductive polysilicon.
3. Silicide rather than polysilicon gates.
4. Less cells (resulting in lower transconductance and higher  $R_{ON}$ ).
5. Substantially different lateral and vertical structure.
6. High-frequency packaging.

None of the above methods will yield "breakthrough" devices unless used in combination.

Any of the previous methods require trade-offs which would not be attractive to the needs of most components users. These trade-offs are in the realm of:

1. Reduction of  $R_{ON}$  per unit area.
2. Decreased yield.
3. Added cost (beyond the cost of yield impact).
4. RFI, self-oscillation, and other problems characteristic of very fast devices.

### References

1. "Power MOSFET Switching Waveforms - A New Insight," H. R. Ronan, Jr., and C. F. Wheatley, Jr., Proc. Powercon 11, April 1984.
2. "Correlating the Charge-Transfer Characteristics of Power MOSFETs with Switching Speed," E. Oxner, Proc. Powercon 9, April 1982.



## POWER MOSFET SWITCHING WAVEFORMS: A NEW INSIGHT

Author: Harold R. Ronan, Jr. and C. Frank Wheatley, Jr.

The examination of power MOSFET voltage and current waveforms during switching transitions reveals that the device characterization now practiced by industry is inadequate. In this Note, device waveforms are explained by considering the interaction of a vertical JFET driven in cascode from a lateral MOSFET in combination with the interelectrode capacitances. Particular attention is given to the drain-voltage waveform and its dual-slope nature. The three terminal capacitances now published by the industry are shown to be valid only for zero drain current. For cases where the gate drive is a voltage step generator with internal fixed resistance, the drain voltage characteristics are inferred from the gate current drive behavior and compared to observed waveforms. The nature of the "asymmetric switching times" is explained.

A waveform family is proposed as a more descriptive and accurate method of characterization. This new format is a plot of drain voltage and gate voltage versus normalized time. A family of curves is presented for a constant load resistance with  $V_{00}$  varied. Gate drive during switching transitions is a constant current with voltage compliance limits of 0 and 10 volts. Time is normalized by the value of gate driving current. The normalization shows excellent agreement with data over five orders of magnitude, and is bounded on one extreme by gate propagation effects and on the other by transition time self-heating (typically tens of nanoseconds to hundreds of microseconds).

### Device Models

The keystone of an understanding of power MOSFET switching performance is the realization that the active device is bimodal and must be described using a model that accounts for the dual nature. Buried in today's power MOSFET devices is the equivalent of a depletion layer JFET that contributes significantly to switching speed. Figure 1 is a cross-sectional view of a typical power MOSFET, with MOSFET/JFET symbols superimposed on the structure.

Figure 2 is obtained by taking the lateral MOS and vertical JFET from this conception and adding all the possible node-to-node capacitances. Computed values of the six capacitances for a typical device structure suggest that device behavior may be adequately modeled using only three capacitors in the manner of Figure 3. This is the model to be employed for analysis and study




FIGURE 1. CROSS-SECTIONAL VIEW OF MOSFET SHOWING EQUIVALENT MOS TRANSISTOR AND JFET




FIGURE 2. MOSTRANSISTOR WITH CASCODE-CONNECTED JFET AND ALL CAPACITORS




FIGURE 3. FIGURE 2 SIMPLIFIED

### Gate Drive: Constant Voltage Or Constant Current

Before moving on to the study of the equivalent circuit states of the model, a gate-drive forcing function which is easy to represent, relates to reality, and best illustrates device behavior must be chosen. The choice may be immediately narrowed to two:

- (1) An instantaneous step voltage with internal resistance R, Figure 4.
- (2) An instantaneous step current with infinite internal resistance, Figure 5.




FIGURE 4. IDEALIZED POWER MOSFET WAVEFORMS




FIGURE 5. STEP-VOLTAGE FORCING FUNCTION

Power MOSFET devices are highly capacitive in nature; hence, simple capacitor responses to the forcing functions offer a good vehicle for comparison. The advantageous choice is immediately obvious: Figure 5. Voltage/time responses dominated by capacitance are straight lines (when constant current is used). The slope of these lines is

proportional to current and inversely proportional to capacitance. Analytically, then, constant current is most convenient. It is quite another matter, however, to build a bidirectional current drive that is accurate across the many decades of both current and time required to establish experimental verification.

### Six States

To completely characterize power MOSFET switching waveforms, the six states that a device assumes, Figure 6, must be addressed:

STATE	MOS	JFET
Turn-on 1	Off	Off
Turn-on 2	Active	Active
Turn-on 3	Active	Saturated*
Turn-off 4	Saturated	Saturated
Turn-off 5	Active	Saturated
Turn-off 6	Active	Active

\*The term saturated is taken to mean a constant low-voltage drain-source condition.





FIGURE 6. STEP CURRENT FORCING FUNCTION

### Equivalent Circuit

The lumped-parameter model of Figure 3, with the cascode-connected JFET, can now be reduced to the linear equivalent circuit of Figure 7, and the six device states investigated from full off to full on.



#### LEGEND

$V_{GS}$ - Gate Voltage	$C_{DS}$ - Drain Source Capacitance
$V_X$ - JFET Driving Voltage	$g_m$ - MOSFET Transconductance
$V_D$ - Drain Voltage	$g_{m,j}$ - JFET Transconductance
$C_{GS}$ - Gate Source Capacitance	$R_L$ - Drain Load Resistance
$C_x$ - MOSFET Feedback Capacitance	$I_G$ - Constant Current Amplitude

FIGURE 7. POWER MOSFET EQUIVALENT CIRCUIT

## State 1: MOS Off, JFET Off

In a power-MOSFET device, no drain current will flow until the device gate threshold voltage,  $V_T$ , is reached. During this time, the gate current drive is only charging the gate source capacitance. More accurately,  $I_G$  is charging  $C_{iss}$  ( $C_{iss} = C_{GS} + C_{GD}$ ,  $C_{DS}$  shorted), the capacitance designation published by the industry.

The current generators,  $g_m V_G$  and  $g_m V_x$  are open circuits for zero drain current, and  $R_L$  is presumed to be so low as to represent a short circuit (generally true for practical applications). This is academic however since  $C_{GS}$  is very much larger than  $C_G$ . The time to reach threshold, then, is simply:

$$T = \frac{C_{iss} V_T}{I_G}$$

## State 2: MOS Active, JFET Active

This state graphically illustrates the dramatic influence that the JFET has on the power MOSFET drain-voltage waveform. Instead of having to discharge  $C_x$  from  $V_{DD}$  to ground, the lateral MOSFET need only swing  $v_x$  to ground, a much smaller voltage thanks to the grounded gate JFET. Since the interaction of  $R_L$  with the device capacitances has a second-order effect on the drain voltage, the equivalent circuit of Figure 7 predicts a drain voltage change of:

$$dv_G/dt = g_m R_L I_G / [C_{GS} + C_x(1 + g_m/g_{m_j})]$$

In all but the smallest power-MOSFET devices,  $C_x$  is several thousand picofarads and  $g_m/g_{m_j}$  is of the order of 3:1. Power-MOSFET devices exhibit a high  $dv_G/dt$  switching rate because of the cascode-connected JFET, not because  $C_{rss}$  ( $C_{rss} = C_{GD}$ ) is a small value, as zero-drain-current data-sheet capacitance values might lead one to believe. If  $C_{rss}$  were, in actuality, small, long drain voltage tails would not exist. The tail response is a direct result of JFET saturation. In order to delineate the transition from state 2 to state 3, a drain voltage at which the transition occurs must be defined.  $V_{DK}$  is the knee voltage at which linear extrapolations of drain-voltage slopes intersect. The time duration of state 2 is:

$$t = (V_{DD} - V_{DK})[C_{GS} + C_x(1 + g_m/g_{m_j})] / g_m R_L I_G$$

## State 3: MOS Active, JFET Saturated

When the JFET saturates, the  $g_m V_x$  current generator becomes a short circuit and the equivalent circuit predicts:

$$dv_D/dt = g_m R_L I_G / [C_{GS} + C_x(1 + g_m R_L)]$$

This is the Miller effect so often referred to in older texts that describe the behavior of grounded-cathode vacuum-tube amplifier circuits. Allowing for the fact that  $1 + g_m R_L$  is approximately equal to  $g_m R_L$  and  $C_x(1 + g_m R_L)$  is very much larger than  $C_{GS}$ , the expression for drain-voltage tail time is:

$$t = (V_{DK} - V_D[sat])C_x / I_G$$

## State 4: MOS Saturated, JFET Saturated (Turn-Off)

In this state, in addition to  $g_m V_x$  being shorted, the  $g_m V_G$  current generator is shorted, and  $I_G$  is occupied with charging  $C_x$  and  $C_{GS}$ , in parallel, from the peak value of  $V_G$  to  $V_G[sat]$ . The time required for this is:

$$t = (V_G - V_G[sat])(C_{GS} + C_x) / I_G$$

Since a value for  $C_{GS}$  may be measured independently of switch-

ing time, the method described is the simplest way of determining  $C_x$ .

On turn-off, the state time equations are equally applicable, but in reverse order (states 5 and 6); see the idealized waveform of Figure 4.

## Experimental Verification

The four switching states just analyzed indicate that for a given device, all four switching state times are inversely proportional to the magnitude of the gate drive current. Figure 8 illustrates the switching performance of a typical power MOSFET across three decades of gate drive current and time. In each case the data slope is almost a perfect -1.

## A New Device Characterization

Figure 8 could not be a reasonable device data sheet presentation because it does not give the designer any information on a typical value for  $C_x$ , nor does it convey how  $V_{DK}$ ,  $g_m$ ,  $g_{m_j}/g_m$ , and  $V_G[sat]$  vary with drain current. What would be of enormous value to the designer is a plot of  $v_D(t)$ ,  $v_G(t)$  for selected values of  $V_{DD}$  and  $I_D$  within device ratings.

A reasonable characterization would be as follows:

1. The x axis would be normalized in terms of gate current drive.
2. The y axis would be normalized in terms of percent maximum rated  $V_D$  (0 to 100%).
3.  $R_L = V_D(max)/I_D(max)$  would define the drain load resistance.
4. Four plots of  $v_D(t)$ ,  $v_G(t)$  at 100%, 75%, 50%, and 25%  $V_D(max)$  would be shown.




FIGURE 8. CONSTANT GATE CURRENT SWITCHING TIME

Figure 9 is such a plot for the RFM15N15 power MOSFET. With such a plot, a designer can estimate device switching performance under any resistive gate/drain conditions.




FIGURE 9. NORMALIZED RFM15N15 SWITCHING WAVEFORMS FOR CONSTANT GATE-CURRENT DRIVE.

### Step-Voltage Gate Drive

The majority of power MOSFET applications employ a step gate-voltage input with a finite source resistance  $R_O$ . Often  $R_O$  for turn-on is not the same as  $R_O$  for turn-off. How can switching times for these situations be estimated using the switching characterization curves just described? The analy-

sis for resistive step voltage inputs, which is complex because the gate current is no longer constrained to be constant, but is a function of device gate-voltage response, is covered in Appendix A. (A second, shorter appendix, B, has been added to illustrate the estimation of  $R_O$  for some practical gate drive circuits.) Table I summarizes the common switching equations, and indicates the appropriate  $1G$  to be used in each state for relating step voltage drives to the characterization curves.

### Experimental Verification

Since the switching equations for step currents and voltages differ only by gate-current magnitudes for the same device type, one would expect a plot of switching time versus  $1/R_O$  to be of the same form as those obtained for a step current drive. This is exactly the case, as Figure 10 is merely a variation of Figure 8. Using the relationships of Table I, the observed differences between Figs. 7 and 9 can be pinpointed. The two sets of experimental curves confirm that, on the basis of the short-circuit drive current  $V_U/R_O$  equaling the constant  $1G$ ,  $t_6(\text{on})$ ,  $t_1$ ,  $t_d(\text{off})$ , and  $t_1$  will all be longer, as predicted by the ratios of the gate drive currents of Table 1. Notice also that  $t_1$  switching symmetry is disrupted by the use of a step voltage with source resistance  $R_O$ . For states 2 and 6 the time ratio is:

TABLE 1. COMMON SWITCHING EQUATIONS

	CONSTANT CURRENT	STATE 1: MOS OFF, JFET OFF	CONSTANT VOLTAGE
TURN ON	$t = \frac{C_{iss} V_T}{I_G}$		$t = R_O C_{iss} \ln \frac{[1]}{[1 - V_T/V_G]}$ [1]
	$I_G = I_T$	STATE 2: ACTIVE, ACTIVE	$I_G = (V_G - V_T)/R_O$
		$t = \frac{[V_{DD} - V_DK] [C_{GS} + C_x (1 + g_m/g_{m,j})]}{g_m R_L I_G}$	
	$I_G = I_T$	STATE 3: ACTIVE, SATURATED	$I_G = (V_G - V_{Gsat})/R_O$
TURN OFF		$t = \frac{(V_{DK} - V_{Dsat}) C_x}{I_G}$	
	$I_G = I_T$	STATE 4: SATURATED, SATURATED	$I_G = -V_G/R_O$
	$t = \frac{(C_{GS} + C_x)(V_G - V_{Gsat})}{I_G}$		$t = R_O(C_{GS} + C_x) \ln (V_G/V_{Gsat})$
	$I_G = I_T$	STATE 5: ACTIVE, SATURATED	$I_G = (V_G - V_{Gsat})/R_O$
		$t = \frac{(V_{DK} - V_{Dsat}) C_x}{I_G}$	
	$I_G = I_T$	STATE 6: ACTIVE, ACTIVE	$I_G = (V_G - V_{Gsat})/R_O$
	$t = \frac{[V_{DD} - V_DK] [C_{GS} + C_x (1 + g_m/g_{m,j})]}{g_m R_L I_G}$		

**Experimental Verification**

Since the switching equations for step currents and voltages differ only by gate-current magnitudes for the same device type, one would expect a plot of switching time versus  $1/R_O$  to be of the same form as those obtained for a step current drive. This is exactly the case, as Figure 10 is merely a variation of Figure 8. Using the relationships of Table 1, the observed differences between Figs. 7 and 9 can be pinpointed. The two sets of experimental curves confirm that, on the basis of the short-circuit drive current  $V_G/R_O$  equalling the constant  $I_G$ ,  $t_d(\text{on})$ ,  $t_r$ ,  $t_d(\text{off})$ , and  $t_f$  will all be longer, as predicted by the ratios of the gate drive currents of Table 1. Notice also that  $t_r$ ,  $t_f$  switching symmetry is disrupted by the use of a step voltage with source resistance  $R_O$ . For states 2 and 6 the time ratio is:

$$\frac{t_{\text{turn-on}}}{t_{\text{turn-off}}} = \frac{V_G(\text{sat})}{V_G - V_T}$$

For states 3 and 5 the time ratio is:

$$\frac{t_{\text{turn-on}}}{t_{\text{turn-off}}} = \frac{V_G(\text{sat})}{V_G - V_G(\text{sat})}$$

Utilization of available maximum gate drive voltage and current can be optimized for fastest power MOSFET switching speed through the use of constant-current gate drive at the expense of increased gate-drive circuit complexity.




FIGURE 10. CONSTANT GATE VOLTAGE SWITCHING TIME

**Using The Characterization Curves, Figure 9**

To estimate the switching times for an RFM15N15 power MOSFET under the conditions  $V_G = 10\text{V}$ ,  $V_{DD} = 75\text{V}$ ,  $R_O = 100\text{ ohms}$ , and  $R_L = 10\text{ ohms}$ , precedes as follows:

**State 1: MOS Off, JFET Off**

This time can be estimated without recourse to the curves

$$t = 100(1200 \times 10^{-12}) \text{ in } [1/(1 - 4/10)]$$

$$t = 61 \text{ ns}$$

**State 2: MOS Active, JFET Active**

$$I_G = (10 - 4)/100 = 60\text{mA}$$

$$t = \frac{(\text{curve divisions}) \times I_T \mu\text{s}}{60} = \frac{9}{60} = 150 \text{ ns}$$

**State 3: MOS Active, JFET Saturated**

$$I_G = (10 - 7)/100 = 30\text{mA}$$

$$t = \frac{(\text{curve divisions}) \times I_T \mu\text{s}}{30} = \frac{14}{30} = 467 \text{ ns}$$

**State 4: MOS Saturated, JFET Saturated**

$$C_{GS} + C_x = (\text{gate voltage slope})(\text{test current})$$

$$= (1.5 \times 10^{-6}\text{s}/5 \text{ volts})(10\text{mA})$$

$$= 3000\text{pF}$$

$$t = 100(3000 \times 10^{-12}) \text{ in } [10/6.6]$$

$$t = 125\text{ns}$$

**State 5: MOS Active, JFET Saturated**

$$I_G = 6.6/100 = 66\text{mA}$$

$$t = \frac{(\text{curve divisions}) \times I_T \mu\text{s}}{66} = \frac{8}{66} = 121 \text{ ns}$$

Figure 11 shows RFM15N15 waveforms using the conditions specified in the example.




FIGURE 11. STEP GATE VOLTAGE INPUT TO AN RFM15N15

STATE	CALCULATED TIME	MEASURED TIME	RATIO
	( $t_c$ , ns)	( $t_m$ , ns)	( $t_c/t_m$ )
1	61	60	1.02
2 + 3	671	670	0.92
4	125	137	0.91
5 + 6	318	375	0.85

For peak gate voltages other than 10 volts, and load resistances other than  $V_{DSS}/I_{D(\text{rms})}$ , the equations of Table 1 may be used in conjunction with slope estimates from the characterization curves for  $C_x$  and  $C_{GS} + C_x(1 + g_m/g_{mJ})$  at the appropriate drain-current level.

### Characterization-Curve Limits

The switching-time range over which the characterization can be applied is very impressive. For gate currents of the order of microamperes, device dissipation is the limiting factor. For gate currents of the order of amperes, the device response will be slowed by gate propagation delay. This delay, of course, degrades the linear switching relationship to gate current. However, as Figure 12 graphically shows, the characterization is valid across five decades of gate current and switching time, allowing all but a very few switching applications to be described by the characterization curves of Figure 9.




FIGURE 12. FIVE DECADES OF LINEAR RESPONSE


### Conclusions

The viability of the proposed characterization curves using constant current has been demonstrated and the limits of application defined. The existence of a vertical JFET in a power MOSFET makes data-sheet capacitances of little use for estimating switching times. The classical method of defining switching time by 10% and 90% is a poor representation for power MOSFETs because of the dual-slope nature of the drain waveforms. Switching influences are masked because the 10% level is controlled by one mechanism and the 90% level by another. Device comparisons based on the classical switching definition can be very misleading.

### Appendix A - Analysis For Resistive Step Voltage Inputs

#### Step Voltage Gate Drive

To obtain the necessary relationships, six device switching states must be examined using the same device equivalent circuit as was used for the constant-gate-current case, but with the forcing function replaced with a step voltage with internal resistance  $R_0$ , Figure A-1.



#### LEGEND

$V_{GS}$ - Gate Voltage	$C_{DS}$ - Drain Source Capacitance
$V_X$ - JFET Driving Voltage	$g_m$ - MOSFET Transconductance
$V_D$ - Drain Voltage	$g_{mj}$ - JFET Transconductance
$C_{GS}$ - Gate Source Capacitance	$R_L$ - Drain Load Resistance
$C_x$ - MOSFET Feedback Capacitance	$I_G$ - Constant Current Amplitude

FIGURE A-1. POWER MOSFET EQUIVALENT CIRCUIT

#### State 1: Mos Off, JFet Off

As before, both current generators are open circuits, reducing the equivalent circuit to simply charging  $C_{ISS}$  through  $R_0$ .

$$t = R_0 C_{ISS} \ln(1/(1 - V_T/V_G))$$

$$t = V_G/R_0$$

#### State 2: Mos Active, JFet Active

Before proceeding, it is wise to examine an actual device response and make use of available simplifications. Figure A-2 shows  $i_G(t)$  and  $i_D(t)$  for a typical power MOSFET driven by a step gate voltage. For truly resistive switching, realize that these waveforms are only mirror images of their voltage counterparts  $v_G(t)$  and  $v_D(t)$ . Using Figure A-2, applicable gate currents for each of the device states may be listed.




FIGURE A-2.  $i_G(t)$  AND  $i_D(t)$  FOR A TYPICAL POWER MOSFET DRIVEN BY A STEP GATE VOLTAGE

#### Turn-On

##### State 1: MOS Off, JFET Off

$$I_{PK1} = V_G/R_0$$

##### State 2: MOS Active, JFET Active

$$I_{PK2} = (V_G - V_T)/R_0$$

##### State 3: MOS Active, JFET Saturated

$$I_{PK3} = (V_G - V_G(\text{sat}))/R_0$$

**Turn-Off**

**State 4: MOS Saturated, JFET Saturated**

$$I_{PK4} = V_G/R_O$$

**State 5: MOS Active, JFET Saturated**

$$I_{PK5} = V_G(\text{sat})/R_O$$

**State 6: MOS Active, JFET Active**

$$I_{PK6} = V_G(\text{sat})/R_O$$

The equivalent circuit of Figure A-1 predicts that:

$$dv_D/dt = -g_m R_L (V_G - V_T) e^{-t/T1} / T1$$

where  $T1 = R_O C_{GS} + (1 + g_m/g_{mJ}) R_O C_x$

Note that  $g_m R_L (V_G - V_T)$  is usually an order of magnitude greater than  $V_{DD}$ , indicating that the drain voltage is discharging toward a very large negative value. The device operation, then, is on the early, almost linear, portion of the exponential, where  $e^{-t/T1}$  approximates unity. The drain current of Figure A-2, and hence the drain voltage, does indeed exhibit a linear decrease with time.

Thus, for state 2:

$$t = \frac{[V_{DD} - V_{DK}][C_{GS} + C_x(1 + g_m/g_{mJ})]}{g_m R_L I_{PK2}}$$

where  $I_{PK2} = (V_G - V_T)/R_O$

**State 3: Mos Active, JFet Saturated**

Because of the Miller effect, the gate voltage and, hence, the gate current, is almost constant during the tail time. The equivalent circuit then predicts:

$$\frac{dV_D}{dt} = \frac{g_m R_L I_G}{C_{GS} + (1 + g_m R_L) C_x} = \frac{I_G}{C_x}$$

$$I_G = I_{PK3} = (V_G - V_G(\text{sat}))/R_O$$

$$\text{and } t = \frac{(V_{DK} - V_D(\text{sat})) C_x}{I_{PK3}}$$

**State 4: Mos Saturated, JFet Saturated (Turn-off)**

Both equivalent-circuit generators are short circuits, and the gate drive is discharging  $C_x$  in parallel with  $C_{GS}$  through  $R_O$ .

$$t = R_O(C_{GS} + C_x) \ln[V_G/V_G(\text{sat})]$$

$$I_{PK4} = V_G/R_O$$

**State 5: Mos Active, JFet Saturated**

The JFET current generator  $V_x g_{mJ}$ , is operative.

$$t = \frac{[V_{DK} - V_D(\text{sat})] C_x}{I_{PK5}}$$

$$I_{PK5} = V_G(\text{sat})/R_O$$

**State 6: Mos Active, JFet Active**

The Miller effect is now reduced by the activation of  $V_G g_{mJ}$ , and the equivalent circuit predicts:

$$t = \frac{[V_{DD} - V_{DK}][C_{GS} + C_x(1 + g_m/g_{mJ})]}{g_m R_L I_{PAK6}}$$

$$I_{PAK6} = V_G(\text{sat})/R_O$$

**Appendix B - Estimating  $R_O$  For Some Typical Gate-Drive Circuits**

**Case 1: Typical Pulse-Generator Drive, Figure B-1**




FIGURE B-1. TYPICAL PULSE-GENERATOR DRIVE CIRCUIT

**Turn-On and Turn-Off**

$$R_O = R_{GEN} R_{GS} / (R_{GEN} + R_{GS})$$

For the typical case where  $R_{GEN} = 50\Omega$ , and a coaxial-cable termination of 50 ohms,  $R_O = 25\Omega$  and  $V_G = V_{GEN}/2$ .

**Case 2: Voltage-Follower Gate Drive, Figure B-2**




FIGURE B-2. VOLTAGE-FOLLOWER GATE-DRIVE CIRCUIT

**Turn-On**

$R_O$  is approximately equal to  $1/g_m$  for  $R_S$  very much greater than  $1/g_m$ .

$g_m$  = transconductance of driving MOSFET transistor.

**Turn Off**

$$R_O = R_S$$

**Case 3: Common-Source Gate Drive, Figure B-3**




FIGURE B-3. COMMON-SOURCE GATE-DRIVE CIRCUIT

**Turn-On**

$R_O = R_D$  (drain-to-ground capacitance of driving device adds to  $C_{GS}$  of driven MOSFET.)

**Turn Off**

$R_O = R_{DS(\text{on})}$  of driving MOSFET

$R_D$  is very much greater than  $R_{DS(\text{on})}$

## THE APPLICATION OF CONDUCTIVITY-MODULATED FIELD-EFFECT TRANSISTORS

Author: Jack Wojslawowicz

### Summary

The development of conductivity-modulated field-effect transistors, FETs, makes available to the system designer another solid-state device that can be used to implement power switching control. This paper reviews differences between the standard and the newly developed FET. It shows the significant advantages that the conductivity-modulated FET has over the standard FET. Several applications are presented to show that this new type of device works well in practical situations. The relative immaturity of the conductivity-modulated FET may limit its initial utilization. But as the family grows and product innovation and refinement takes place, this newest member of the power semiconductor family will become a viable alternative to the other members.

### General Considerations

The development of the power field-effect transistor has made available to the power-stage designer an entire new family of power semiconductors. Over the past 5 to 6 years, the breadth of product has grown to encompass the requirements of a large number of applications. A limiting factor that has slowed the utilization of power FETs in the high-current, high-voltage applications is the fact that the on-state resistance ( $R_{DS(ON)}$ ) in a standard FET is related to its breakdown voltage ( $BV_{DSS}$ ) by a nearly cubic power, i.e.,  $R_{DS(ON)} \approx BV_{DSS}^{2.8}$ . What this implies, as Figure 1 shows, is that as the breakdown voltage increases, the on-state resistance climbs even faster.

The MOSFET on-state resistance is contributed to primarily by three components of the transistor: the MOS channel, the neck region, and the extended drain region. The extended drain region contributes the most to the on-state resistance in high-voltage MOSFETs. To achieve a lower on-state resistance at a given blocking voltage, the usual technique is simply to make the die larger. However, increasing the die size has its limitations from a manufacturing point of view, since MOSFETs, with their very fine horizontal geometries, are highly defect-yield sensitive. As die size increases, the likelihood of a defect resulting in a nonfunctional part increases exponentially. This tendency, combined with a smaller number of parts per wafer, limits the availability of low-on-state-resistance, high-voltage MOSFETs.

A change in the horizontal geometry of the MOSFET can lower the specific on-state resistance per unit area. By using more channel width with smaller source cells placed closer together, a reduction in on-state resistance can be achieved. A limitation on how close these cells can be placed arises from a possible localization of field concentrations that will limit the voltage breakdown of the structure to less than the theoretical rating due only to impurity concentrations. Therefore, for a given breakdown voltage, there exists a minimum spacing of the cell structure. Generally, the higher the required breakdown voltage, the further apart the cells must be placed.

As stated earlier, the extended drain region of the MOSFET generally contributes the most to the on-state resistance in high-voltage MOSFETs. As the required blocking voltage is increased, this region must be made thicker and more lightly doped to be able to support the desired voltage. It is this region's contribution to on-state resistance that the conductivity-modulated field-effect transistor drastically reduces. This reduction occurs as the result of the injection of minority carriers from the substrate and, in specific on-state resistance per unit area, is about 10 times less than in a standard MOSFET at the 400V  $BV_{DSS}$  level, as shown in Figure 1.

Further analysis has shown that the specific on-state resistance may be nearly independent of blocking-voltage level. This finding implies that at a  $BV_{DSS}$  of 1000V, the reduction in conductivity-modulated FETs over the standard MOSFETs could be perhaps 50 to 1. These reductions in on-state resistance per unit area that the conductivity-modulated FETs can achieve present the possibility that




FIGURE 1. SPECIFIC ON-RESISTANCE OF P AND N-CHANNEL MOSFETs AND CONDUCTIVITY-MODULATED FETs vs. FORWARD BLOCKING VOLTAGE.



high-voltage high-current FET-type devices can become more readily available because of the smaller die sizes associated with conductivity-modulated FETs.

### Comparison of Standard and Conductivity-Modulated FETs

Standard and conductivity-modulated FETs share some characteristics, but are substantially different in others. Shown in Table 1 is a listing of the major characteristics that make the conductivity-modulated FETs unique among power semiconductor families. Foremost, it is a voltage-gated device; its input characteristics are similar to standard power MOSFETs of comparable chip size. Very little drive power is required at low to moderate switching frequencies. The device remains under the control of the gate within its normal operating conditions. It exhibits the normal linear mode as well as the fully saturated on-state of conventional power MOSFETs. When the gate voltage is removed, the device turns off, unlike the thyristor family of power semiconductors, which must be either externally or naturally (internally) commutated.

**TABLE 1. CONDUCTIVITY-MODULATED FET CHARACTERISTICS**

Voltage Gated	Small gate power required. Similar to standard power MOSFET.
Turn Off	When gate drive is removed... Unlike an SCR!
Nonlinear On-State Voltage drop	Like that of an SCR.
Turn On Speed	Fast! Comparable to a standard power MOSFET.
Turn-Off Speed	Slow! Comparable to a bipolar transistor.
Temperature Independent On-State Voltage Drop	Unlike the typical 2x variation of a power MOSFET.

The on-state voltage drop or resistance characteristic of a conductivity-modulated FET is markedly different from that of a standard power MOSFET, and is similar to that of a thyristor family member, the SCR. There is an offset voltage component (typically 0.6V) due to the p-n junction on the drain side, and a somewhat nonlinear resistive component, both of which are in series between the drain and source terminals. This series arrangement results in a highly nonlinear equivalent resistance, unlike the linear resistive characteristic of  $V_{DS(ON)}$  of a standard FET.

The structure of the conductivity-modulated FET operates during its turn on just as a standard FET does, hence its turn-on speed is very similar to that of a standard FET. With its high input impedance and its short propagation delay, the turn-on transition of the conductivity-modulated FET, as well as the standard power FET, is easily controlled by the gate driving circuit. This characteristic allows the designer the ability to control EMI and RPI generation easily. With other power semiconductors, it may be necessary to employ elaborate circuit schemes to limit rapidly rising in-rush currents.

A significant characteristic that must be considered in power switching applications is that of turn-off speed. The internal action that makes the conductivity-modulated FET such a silicon-efficient device also makes it an inherently slower device during turn-off. The injection of the minority carriers during the on-state conduction of current results in these carriers being present at the moment of turn-off. Without any way of removing these carriers by external means, they must recombine within the structure itself before the device can revert to its fully off-state condition. The quantity of these carriers and how fast they can deplete themselves determines the turn-off switching speed of the conductivity-modulated FET. This process of recombination is considerably slower than the simple discontinuance of majority carrier flow by which the standard power FET turns off. Hence, again, the conductivity-modulated FET is an inherently slower device. Its turn-off speed lies somewhere between the performance of a thyristor and that of a bipolar transistor.

The final characteristic that makes the conductivity-modulated FET different from a conventional FET is the variance of on-state voltage with temperature. The characteristic of the conductivity-modulated FET is similar to that of an SCR, varying about  $-0.6\text{mV}/^\circ\text{C}$ . The conventional FET has a positive temperature coefficient such that on high-voltage devices the  $R_{DS(ON)}$  will double from its  $25^\circ\text{C}$  value when the junction temperature reaches  $150^\circ\text{C}$ . The system designer must take this characteristic into consideration when the heat sink is being designed for the system.

It is these similarities and differences that make the conductivity-modulated FET a unique member of the family of power-semiconductor switching devices. Applications of this alternative power switching device invariably make use of one or more of its unique characteristics.

## Applications

### Automotive Ignition

An application that can take advantage of the low drive-power capability of the conductivity-modulated FET is the electronic automotive ignition system. In Figure 2, the control IC takes the signal from the pickup coil located in the distributor and regulates the current through the ignition coil. At the proper time, the IC removes base drive from the bipolar transistor, which all systems currently employ as their coil driver. This removal of base drive allows the transistor to shut off which, in turn, causes a rapid decrease in the ignition-coil primary current. As the primary current decreases to zero, the energy stored in the field surrounding the primary is transferred to the secondary coil. The secondary coil, consisting of many more turns than the primary, transforms this energy into a higher voltage, resulting in a spark being generated in the cylinder. The control IC determines when this spark occurs, so as to derive usable power. With the use of a bipolar transistor, it is estimated that approximately two-thirds of the power dissipation that occurs in the control IC is the result of the need to be able to drive the required base current of the ignition output transistor. The high-impedance input of the

## Application Note 7332

conductivity-modulated FET virtually eliminates the base-current drive dissipation of the control IC.

With improved silicon usage, the conductivity-modulated FET brings to power semiconductor switching devices the die size necessary to attain the required voltage and current-handling capabilities of the electronic ignition. This smaller-sized die makes possible smaller modules, whether they be hybrid or standard PC-based systems, than those currently implemented with bipolar-transistor technology.

### Brushless DC Motors

Another emerging application that can make use of conductivity-modulated FETs is the emerging field of brushless DC motors. In this class of application, the solid-state devices are used to electronically switch the voltage to the multiplicity of windings that are employed. The motor consists of an armature that has a number of N and S poles consisting of high-strength permanent magnets. The stator is made up of the multiplicity of windings that were mentioned above; the windings are spaced incrementally about the outside frame of the housing. The voltages to these windings are all electronically switched to create a rotating magnetic field. The armature then rotates to maintain its relative position within the moving magnetic field. The switching of the voltage on the stator windings is done by means of power semiconductor devices. A basic block diagram of such a system is shown in Figure 3.

The control logic provides the proper sequence of drive signals based on the rotation direction desired, the speed desired, and the enable input. These requirements are combined with the inputs from the hall-effect sensors to

determine which power devices should be activated. Since the current through the stator windings must be bidirectional, the half-bridge or totem-pole output configuration is used to steer the current. This circuit implementation is generally performed with complementary devices, although single-polarity devices can be used with increased circuit complexity.

In a typical 120V off-line system, like the one shown in Figure 3, the switching devices must have a 300V to 400V blocking capability. For larger size motors, where larger currents are necessary, the use of power FETs generally implies the use of large die to achieve a low power dissipation to meet the heat-dissipation capability of the packaging. The conductivity-modulated FET, with its temperature-independent on-state-voltage-drop characteristic, helps this situation by keeping the dissipation lower than can be achieved with a standard power FET because of the increasing  $R_{DS(ON)}$  characteristic of that device. The small die size of the conductivity-modulated FET, the result of better silicon utilization, again makes them the practical choice in motor control not only because of their electrical characteristics, but also because of the lower manufacturing cost of the die.

As stated above, system complexity can be reduced with complementary devices. Although p-channel conductivity-modulated FETs are not yet commercially available, laboratory samples have been fabricated which offers better silicon utilization efficiency than their conventional p-channel counterparts. This statement is based on the fact that p-channel MOSFETs require a 2.5 times larger area than an n-channel device for the same  $R_{DS(ON)}$ . The easier




FIGURE 2. TYPICAL IGNITION SYSTEM

## Application Note 7332

drive requirements for the n-channel (directly driven from the control IC) and the simplified voltage-translation circuit for driving the p-channel devices, combined with the smaller die size with potentially lower device cost for comparable power handling capability, makes the conductivity-modulated FET a natural for the brushless DC motor application.

### Switching Power Supply

One final application that has the potential for conductivity-modulated FET usage is the switching power supply. A half bridge configuration implementation is presented in Figure 4. The system shown uses a standard PWM control IC to drive the conductivity-modulated FETs through the T2 transformer. The voltage drive characteristic of these devices makes the design of transformer T2 quite simple. The control IC is more lightly loaded because it does not have to supply a continuous base drive, as would be necessary with bipolar transistors.

The operating frequency and the "dead time" are the limitations placed on this system when conductivity-modulated FETs are used. The inherent lower switching speeds of these types of devices make these limitations necessary. The system is currently limited to the 20kHz to 30kHz range, with dead times as low as 1 to 2 microseconds. This characteristic is comparable to many existing bipolar systems.

Improvements in switching speeds will occur as the conductivity-modulated FET matures. It is, however, unlikely that they will ever have the same switching speeds as standard power FETs. This limitation prohibits their use in some of the newer higher-frequency power supplies being designed now with conventional FETs. However, in higher-power supplies, where conventional FETs must be paralleled to achieve a low enough  $R_{DS(ON)}$  for good efficiency, the conductivity-modulated FET may present a viable alternative with its smaller die size. Although the operating frequency of the system may have to be compromised to use them.

### Conclusion

The conductivity-modulated FET represents a progression in the ever-advancing state-of-the-art development that occurs in the world of solid-state devices. The unique structure of these devices presents characteristics that make them equivalent in many ways to conventional FETs but superior in other ways. The system designer must take into account these similar and dissimilar characteristics to properly use them. The capabilities of the conductivity-modulated FETs allow them to make inroads into applications currently served by bipolar transistors, and in some cases conventional power FETs. As the devices mature through innovation and product refinement, conductivity-modulated FETs will become vital members of the family of solid-state power-semiconductor devices.




FIGURE 3. CONTROL CIRCUIT FOR THREE-PHASE BRUSHLESS DC MOTOR

**Bibliography**

1. J.P. Russell, L.A. Goodman, A.M. Goodman, and J.M. Neilson, "The COMFET - A New High Conductance MOS-Gated Device," IEEE Electron Device Letters EDL-4, 1983, pg. 63-65
2. A.M. Goodman, J.P. Russell, L.A. Goodman, C.J. Nuese, and J.M. Nelson, "Improved COMFETs with Fast Switching Speeds and High Current Capability," Proceeding of the IEEE International Electron Devices Mtg., Dec. 1983, pg. 79-83
3. B.J. Baliga and Marvin Smith, "Modulated Conductivity Devices Reduce Switching Losses," EDN, Sept. 29, 1983., pg. 153-162
4. M. Smith, W. Sahn, and S. Bahu, "Insulated Gate Transistors Simplify AC Motor Speed Control," EDN, Feb. 9, 1984, pg. 181-200
5. B.J. Baliga, M.S. Adler, R.P. Love, P.V. Gray, and N.D. Zammer, "The Insulated Gated Transistor a New Three Terminal MOS-Controlled Bipolar Power Device," IEEE Transactions on Electron Devices, Vol. ED-31 No. 6, June 1984, pg. 821-828




FIGURE 4. HALF-BRIDGE SWITCHING POWER SUPPLY

## THE IGBTs - A NEW HIGH CONDUCTANCE MOS-GATED DEVICE

Author: J.P. Russell, A.M. Goodman, L.A. Goodman and J.M. Neilson


### Abstract

A new MOS gate-controlled power switch with a very low on-resistance is described. The fabrication process is similar to that of an n-channel power MOSFET but employs an n<sup>-</sup>-epitaxial layer grown on a p<sup>+</sup> substrate. In operation, the epitaxial region is conductivity modulated (by excess holes and electrons) thereby eliminating a major component of the on-resistance. For example, on-resistance values have been reduced by a factor of about 10 compared with those of conventional n-channel power MOSFETs of comparable size and voltage capability.

### Introduction


Vertical MOSFETs have become increasingly important in discrete power device applications due primarily to their high input impedance, rapid switching times, and low on-resistance. However, the on-resistance of such devices increases with increasing drain-source voltage capability,<sup>1-3</sup> thereby limiting the practical value of power MOSFETs to applications below a few hundred volts. In this letter, we describe the fabrication and characteristics of a new vertical power MOSFET structure that provides an on-resistance value about 10 times smaller than that of conventional power MOSFETs of the same size and voltage capability. In this device, the conductivity of the epitaxial drain region of a conventional MOSFET is dramatically increased (modulated) by injected carriers; this mechanism results in a significant reduction in the device on-resistance and leads to the acronym IGBTs (Insulated Gate Bipolar Transistor).

This device, while similar in structure to the MOS-gated thyristor,<sup>4,5</sup> is different in a fundamental way; it maintains gate control (doesn't latch) over a wide range of anode current and voltage.<sup>6</sup> The structure and the equivalent circuit for the IGBTs are shown in Figure 1(a) and (b); they are similar to those of an MOS-gated thyristor, except for the presence of the shunting resistance R<sub>S</sub> in each unit cell. The fabrication is like that of a standard n-channel power MOSFET except that the n<sup>-</sup>-epitaxial Si layer is grown on a p<sup>+</sup> substrate instead of an n<sup>+</sup> substrate. The heavily doped p<sup>+</sup> region in the center of each unit cell, combined with the sintered aluminum contact shorting the n<sup>+</sup> and p<sup>+</sup> regions, provides the shunting resistance shown in Figure 1(b). This has the effect of lowering the current gain of the n-p-n transistor ( $\alpha_{n-p-n}$ ) so that  $\alpha_{n-p-n} + \alpha_{p-n-p} < 1$ . Thus latching is prevented and gate control is maintained within a large operating range of anode voltage and current.<sup>6</sup>



REGION	THICKNESS (μm)
EPI	60 - 62
n <sup>+</sup>	1.0 - 1.5
p <sup>-</sup>	3.5 - 4.0
p <sup>+</sup>	5.0 - 5.5

a.) Structure



b.) EQUIVALENT CIRCUIT

In the remainder of this note we describe the operation and characteristics of this device.

### Device Operation

The IGBT is a four-layer (n-p-n-p) device with an MOS-gated channel connecting the two n-type regions. In the normal mode of operation, a positive voltage is applied to the anode (A) relative to the cathode (K). When the gate (G) is at zero potential with respect to K, no anode current (i<sub>A</sub>) flows for anode voltage V<sub>A</sub> below the breakdown level V<sub>BF</sub>. When V<sub>A</sub> < V<sub>BF</sub> and the gate voltage is larger than the threshold value V<sub>gt</sub>, electrons pass into the n<sup>-</sup>-region (base of the p-n-p transistor). These electrons lower the potential of the n<sup>-</sup>-region, forward biasing the p<sup>+</sup> - n<sup>-</sup> (substrate-epi-layer) junction, thereby causing holes to be injected from the p<sup>+</sup> substrate into the n<sup>-</sup> epi-layer region. The excess electrons and holes modulate the conductivity of the high-resistivity n<sup>-</sup>-region, which dramatically reduces the on-resistance of the

device. During normal operation, the shunting resistor ( $R_S$ ) keeps the emitter current of the n-p-n transistor very low, which keeps  $\alpha_{n-p-n}$  very low. However, for sufficiently large  $i_A$ , significant emitter injection may occur in the n-p-n transistor, causing  $\alpha_{n-p-n}$  to increase; in this case the four-layer device may latch, accompanied by loss of control by the MOS gate. In this event, the device may be turned off by lowering  $i_A$  below some "holding" value, as is typical of a thyristor.

### Device Characterization


Two different lots of IGBT structures, consisting of about 10 wafers/lot, have been successfully prepared to date. From these wafers, 1.5mm and 3mm square devices were fabricated using a standard HEXFET geometry<sup>7</sup> with a polysilicon gate electrode over an SiO<sub>2</sub> gate dielectric. Several hundred IGBT were mounted in standard TO-3 and TO-66 packages and characterized under DC and pulsed conditions, as described below.

With zero gate bias, the forward characteristic of a IGBTs shows very low current (<1nA) up to about 390V, where it breaks up sharply to much larger current levels with only a slight increase in voltage. If the internal junction between the p<sup>+</sup> substrate and the n<sup>-</sup> epitaxial layer had been edge-passivated, a similar reverse breakdown characteristic would be expected. The actual reverse breakdown voltage for our devices was about 100V because edge passivation was not used.


Figure 2(a) shows the MOSFET-like transfer characteristics of an IGBT in the low gate-voltage region. A noteworthy feature of the IGBT characteristic is the -0.7V offset, from the origin, of the steeply rising portion of the  $i(v)$  characteristics. This offset is the voltage required to forward bias the p<sup>+</sup> - n<sup>-</sup> (substrate-epi-layer) junction, and is an integral characteristic of the present device.

Figure 2(b) shows the  $i(v)$  characteristic of an IGBT with  $V_g = 20V$ , and demonstrates the low on-resistance of the device ( $\sim 0.084\Omega$  at 20A). The on-resistance values of nearly all of the many IGBT fabricated to date have been less than  $0.1\Omega$  (at 20A) for the 3mm square devices. Such values compare very favorably with those of conventional power MOS structures, as illustrated in Figure 3. Here, the open data points (and the upper curve) are from data sheet specifications of commercial power MOSFETs (Harris, IRC, and Motorola). The solid data points (and the lower curve) are those of Baliga, which he labelled "state-of-the-art",<sup>3</sup> supplemented with some of the "best" of Harris' commercial and developmental MOSFETs. Note that the on-resistance of the IGBT is approximately 10 times less than that of a 400V state-of-the-art MOSFET. Moreover, similarly low on-resistance values should be obtainable from IGBT designed for higher drain-source voltages. This is due to the fact that the resistance of the modulated region is determined by the concentrations and mobilities of the excess carriers (as in a p-i-n diode)<sup>8</sup> rather than by the background doping of the layer. In particular, the epi-layer doping and thickness of our present IGBT structures were designed for 600V, but  $V_{BF}$  was limited to 400V by the edge design of the device. An

improved edge design should provide a blocking capability closer to bulk breakdown, without altering the on-resistance of the device. This would make the IGBTs on-resistance of less than  $0.1\Omega$  even more attractive for high-voltage applications.



a.)



b.)

FIGURE 2 - (a) MOSFET - Like Characteristic  
(b) IGBT  $i(v)$  with  $V_g = 20V$

### Transient Response Measurement

Switching time measurements under pulsed gate-voltage operation were used to characterize the transient operation of the device. The response of the anode current to a square-wave gate-voltage pulse is comprised of a rapid turn-on (with a typical time less than  $1\mu s$ ) and a somewhat slower turn-off. We observed that the turn-off transient consists of an initial "fast" component, followed by a "slow" tail, as shown in Figure 4.

We believe that the initial rapid decay is due to the turn-off of the MOS portion of the equivalent circuit, and the turn-off tail is due to the time required for the excess carriers in the epitaxial drain region to decay. In general, turn-off times in the range of  $5\mu s$  to  $20\mu s$  were observed, with the precise value depending on circuit conditions and the turn-off time of the gate pulse.

The n-p-n-p structure of the IGBTs is similar to that of a thyristor and can be forced to latch under sufficiently high drive conditions. We have observed latching currents in the range 10A - 30A in 3mm square chips. The magnitude of the latching current has been found to depend on both anode voltage and temperature, decreasing with increasing anode voltage or increasing temperature.

More interestingly, the latching current is also strongly influenced by the gate voltage turn-off time. Slow gate turn-off (~10μs) permits anode currents up to 30A without latching. However, rapid gate turn-off (≤ 1μs) leads to latching at a much lower anode current level (~10A) in the same device. We believe that latching during rapid turn-off of the gate voltage is due to current being forced through the n-p-n transistor causing α<sub>n-p-n</sub> to increase, and leading to the condition for latching, α<sub>n-p-n</sub> + α<sub>p-n-p</sub> = 1. Slow turn-off of the gate voltage prevents this, since the induced channel turns off slowly and partially shunts the n-p-n transistor; the small current through this transistor keeps α<sub>n-p-n</sub> sufficiently low to avoid latching.




FIGURE 4. GATE VOLTAGE (LOWER TRACE) AND ANODE CURRENT (UPPER TRACE) WAVEFORMS FOR  $I_A(MAX) = 8A$




FIGURE 3. SPECIFIC ON-RESISTANCE vs. DRAIN-SOURCE VOLTAGE CAPABILITY FOR STATE-OF-THE-ART POWER MOSFETS AND THE IGBTs

### Summary

A new MOS-gate-controlled power device, the IGBTs, has been described. The device has the desirable feature of a very low on-resistance similar to that of a thyristor, but is capable of maintaining gate control of the anode current over a wide range of operating conditions. The low on-resistance is due to conductivity modulation of the n epitaxial layer equivalent to the extended drain in a power MOSFET; this carries with it the penalty of slow switching compared with that of a conventional power MOSFET.

### Acknowledgment

The authors gratefully acknowledge the various helpful contributions of C. Nuese, D. Bergman, R. Ford, R. Jarl, G. Looney, P. Robinson, W. Romito, L. Skurkey, R. Stolzenberger, C. Wheatley, J. Wojslawowicz, and the staff of the Integrated Circuit Technology Center at RCA Laboratories. Added Note: Following submission of this Note, a similar device was described by B. J. Baliga in a presentation on December 14, 1982 at the International Electron Devices Meeting in San Francisco, CA. (B. J. Baliga et al., "The Insulated Gate Rectifier (IGR): A New Power-Switching Device", in IEDM Tech. Dig. 1982, pp 264-267.

### References

1. M. L. Tarng, "On-Resistance Characterization of VDMOS Power Transistors", in IEDM Tech. Dig., 1981, pp 429-433.
2. C. Hu, "Optimum Doping Profile for Minimum Ohmic Resistance and High Breakdown Voltage", IEEE Trans. Electron Devices, Vol. ED-26, p 243, 1979.
3. B.J. Baliga, "Switching Lots of Watts at High Speeds", IEEE Spectrum, Vol. 18, p 42, Dec. 1981.
4. J. Tihanyi, "Functional Integration of Power MOS and Bipolar Devices", in IEDM Tech. Dig., 1980, p 75-78.
5. L. Leipold et al., "A FET Controlled Thyristor in SIPMOS technology", in IEDM Tech. Dig., 1980, pp 79-82.
6. H.W. Becke and C.F. Wheatley, "Power MOSFET With An Anode Region", U.S. Patent 4,364,073, issued Dec. 14, 1982.
7. H.W. Collins and B. Pelly, "HEXFET, A New Power Technology Cuts On-Resistance, Boosts Ratings", Electron. Des., Vol. 12, p 36, 1979.
8. S.M. Sze, Physics of Semiconductor Devices. 2nd Edition, New York; Wiley, 1981, p 120.

## IMPROVED IGBTs WITH FAST SWITCHING SPEED AND HIGH-CURRENT CAPABILITY

Author: A.M. Goodman, J.R. Russell, L.A. Goodman, C.J. Nuese and J.M. Neilson

### Abstract

Conventional vertical power MOSFETs are limited at high voltages (>500V) by the appreciable resistance of their epitaxial drain region. In a new MOS-gate controlled device called a IGBT, this limitation is overcome by modulating the conductivity of the resistive drain region, thereby reducing the on-resistance of the device by a factor of at least 10. However, the device previously described is slow in turnoff, having a fall time in the range 8 to 40 $\mu$ s. The purpose of our present work has been to reduce the fall time significantly and to increase the latching current level of the IGBTs, while retaining its desirable features. By modification of the epitaxial structure and addition of recombination centers, we have achieved fall times as low as 0.1 $\mu$ s and latching currents as high as 50A, while retaining on-resistance values <0.2 $\Omega$  for a 0.09cm<sup>2</sup> chip area. The techniques used for the introduction of recombination centers include electron, gamma-ray, and neutron irradiation, as well as heavy metal doping. For a series of IGBTs (with forward-blocking voltage capabilities of 400-600V), the fall time can be reduced by more than one order of magnitude with a penalty of less than a 20% increase in on-resistance.

### Introduction

Vertical MOSFETs have become increasingly important in discrete power device applications due primarily to their high input impedance, rapid switching times and low on-resistance. However, the on-resistance of such devices increases with increasing drain-source voltage capability,<sup>1-3</sup> thereby limiting the practical value of power MOSFETs to applications below a few hundred volts. This limitation has been effectively overcome by the development of a new MOS power device in which the conductivity of the n-type epitaxial drain region is greatly increased (modulated) by the injection of minority carriers from a p-type substrate. We have called this device a COMFET-an acronym for Conductivity Modulated Eield Effect Transistor;<sup>4</sup> the device has also been called an IGBT or Insulated Gate Bipolar Transistor.

The devices, as originally described, had most of the advantages of conventional power MOSFETs; in addition, they exhibited more than an order-of-magnitude reduction in high

current on-resistance values, permitting improved utilization of silicon chip area. However, they also had two disadvantages:

When a IGBT is turned off, the injected minority carriers that remain in the epitaxial drain region decay by recombination with majority carriers at a rate determined by the minority-carrier lifetime,  $t$ . Large values of  $t$  resulted in anode-current fall time,  $t_f$ , in the range 8-40 ms. 4,5

The maximum operating current is limited by latchup of the parasitic thyristor that is inherent in the device structure. Typical latching current levels of  $I_L$ ,  $\leq 10A$  were observed in 0.09cm<sup>2</sup> area devices when the gate voltage was turned off rapidly (<1ms); for slower gate voltage turnoff (~10ms),  $I_L$  values as high as ~30A were observed.

The purpose of the present work has been to reduce  $t_f$  and to increase  $I_L$  while retaining the desirable features of the device. By modifying the epitaxial structure and adding recombination centers to the epitaxial drain region, we have achieved  $t_f$  values as low as 100ns and  $I_L$  values as high as 50A with rapid gate voltage turnoff.

### Modified Structure

A schematic diagram of the original IGBT structure<sup>4</sup> is shown in Figure 1(a), and the equivalent circuit is shown in Figure 1(b); they are similar to those of an MOS-gated thyristor except for the presence of the shunting resistance  $R_s$  in each unit cell. The fabrication is like that of a standard n-channel power MOSFET, except that the n--epitaxial layer is grown on a p+ substrate instead of an n+ substrate. The heavily doped p+ region in the center of each unit cell, combined with the aluminum contact shorting the n+ and p+ regions, provides the shunting resistance  $R_S$ . This has the effect of lowering the current gain of the n-p-n transistor in the equivalent circuit so that  $\alpha_{npn} + \alpha_{pnp} < 1$ , thereby preventing latching over a large operating range of anode voltage  $V_A$  and anode current  $i_A$ . However, for sufficiently large  $i_A$ , emitter injection in the n-p-n transistor will increase, accompanied by an increase in  $\alpha_{npn}$ . When  $\alpha_{npn} + \alpha_{pnp}$  increases to 1, the four-layer device will latch; the level of  $i_A$  at which this occurs is the latching current level,  $I_L$ . Thus, it



can be seen that a structure modification that lowers  $\text{apnp}$  will allow a greater range of  $i_A$  (and  $\text{anpn}$ ) without latching; that is, a reduction in  $\text{apnp}$  corresponds to an increase in IL.

The modified structure shown in Figure 1(c) differs from that in Figure 1(a) by the addition of a thin (~10nm) layer of n+ silicon in the epitaxial structure between the n- region and the p+ substrate. This n+ layer lowers the emitter injection efficiency of the p-n-p transistor in the equivalent circuit, and results in an increase in IL by a factor of 2 to 3. In addition, there is also a reduction in  $t_F$ .

These results are illustrated in Figure 2, in which  $t_F$  is plotted versus  $i_A$  for each device structure. It should be noted that IGBTs with the modified structure can block high voltage only in the forward voltage direction since the emitter junction (p+ - n+) of the p-n-p transistor breaks down at a low level when the polarity of the applied voltage is reversed.




FIGURE 1. (a) SCHEMATIC DIAGRAM OF ORIGINAL IGBTs STRUCTURE. (b) EQUIVALENT CIRCUIT (c) SCHEMATIC DIAGRAM OF MODIFIED STRUCTURE




FIGURE 2. ANODE-CURRENT FALL TIME  $t_F$  VERSUS ANODE CURRENT FOR ORIGINAL STRUCTURE AND MODIFIED STRUCTURE.

### Addition Of Recombination Centers

We have used a variety of techniques to add recombination centers to IGBTs; these include high energy electron, gamma ray, and fast neutron irradiation, as well as heavy metal doping. The irradiations were carried out after completion of all of the high-temperature processing steps, but in each case an additional heat treatment was necessary to stabilize the devices by annealing out gate oxide charge, as well as those radiation induced defects in the silicon (recombination centers) that would otherwise anneal out slowly at the device operating temperature.<sup>7</sup> Typical values of  $t_F$  of the order of 1  $\mu\text{s}$  or less were achievable using any of the techniques.






FIGURE 3. ANODE-CURRENT FALL TIME  $t_F$  VERSUS ANODE CURRENT FOR AN AS-FABRICATED DEVICE AND AFTER 14MeV NEUTRON IRRADIATION ( $10^{13} \text{n/cm}^2$ ) FOLLOWED BY ANNEALING AT  $+300^\circ\text{C}$ .

An example of the variation of  $t_F$  with  $i_A$  (1) as fabricated and (2) after irradiation with 14MeV neutrons and annealing is shown in Figure 3. Here, the neutron fluence was  $\sim 10^{13} \text{n/cm}^2$ ; this was followed by annealing at  $+300^\circ\text{C}$ . Note that  $t_F$  has not only been drastically reduced, but is virtually constant at  $\sim 0.6 \mu\text{s}$ ; i.e., almost independent of  $i_A$ .



TOP: ANODE CURRENT, 5A/DIV  
 BOTTOM: GATE VOLTAGE, 20V/DIV  
 5 $\mu$ s/DIV



ANODE CURRENT ON  
 EXPANDED TIME SCALE  
 5A/DIV  
 100ns/DIV  
 $t_{FALL} = 160ns$

FIGURE 4. IGBTs ANODE CURRENT AND GATE VOLTAGE WAVEFORMS

It is possible to lower  $t_f$ , still further by appropriate irradiation and annealing or by heavy metal doping procedures, although this is not necessarily desirable for reasons that are discussed below. The smallest values of  $t_f$  that we have obtained for fully stabilized IGBT is in the range 100ns to 200ns. This is illustrated in Figure 4.

The reduction in minority carrier lifetime that allows faster switching also carries with it a penalty higher forward voltage drop when the device is turned on; i.e., higher on-resistance. Since, in the forward conduction of an IGBT, current and voltage are not linearly related, it is necessary to specify a current level at which to compare on-resistance values of different devices. In Figure 5 we plot the on-resistance (at  $i_A = 20A$ ) of a series of devices with  $0.09cm^2$  chip area against their  $t_f$  values after irradiation and annealing. All  $t_f$  values shown were obtained at  $i_A = 5A$ ; for the devices with short switching times,  $t_f$  is virtually independent of  $i_A$ . Clearly, there is a trade-off involved, and the optimum choice of a value for  $t_f$  and the corresponding on-resistance value will depend, to some extent, on the intended application. However, even for the shortest switching times shown (100ns), the on-resistance value of  $0.2\Omega$  is approximately an order-of-magnitude less than that of comparably sized n-channel MOSFETs.




FIGURE 5. ON-RESISTANCE vs. ANODE-CURRENT FALL TIME  $t_f$  FOR A SERIES OF IGBTs AFTER VARIOUS IRRADIATION AND ANNEALING TREATMENTS

### Temperature Dependence Of $t_f$ And $I_L$

All of the device performance data presented thus far have been measured at room temperature. However, power devices are often operated at elevated temperatures, and it is important to determine how their performance varies with temperature. In Figure 6 the variation of  $t_f$  and  $I_L$  for a device that has been irradiated and annealed is plotted versus temperature in the range +25°C to +150°C. This behavior is typical of all of the devices we have tested; i.e.,  $t_f$  increases and  $I_L$  decreases with increasing temperature, both by a factor of between 2 and 3 in the interval +25°C to +150°C.




FIGURE 6. VARIATION OF ANODE-CURRENT FALL TIME  $t_f$  AND LATCHING CURRENT  $I_L$  WITH TEMPERATURE

### Summary

By modification of the epitaxial structure of the IGBT and the addition of recombination centers, we have achieved anode-current fall times as low as 100ns in IGBT with latching currents as high as 50A for a 0.09cm<sup>2</sup> chip area. We have

described the trade-off between on-resistance and anode-current fall time that may be obtained, and have demonstrated the variation of anode-current fall time and latching current with operating temperature.

### Acknowledgment

The authors are indebted to D. Bergman, R. Ford, F. DiGeronimo, G. Looney, P. Robinson, W. Romito, L. Skurkey, M. Snowden, R. Stolzenberger, and the staff of the Integrated Circuit Technology Center at RCA Laboratories for their various contributions to the fabrication and characterization of the IGBTs. A special thank you goes to F. Taft, Z. Streletz, and H. Hendel who carried out the device irradiations.

### References

1. M. L. Tarng, "On-Resistance Characterization of VD-MOS Power Transistors", IEDM Tech. Dig., 1981, pp429-433.
2. C. Hu, "Optimum Doping Profile for Minimum Ohmic Resistance and High Breakdown Voltage", IEEE Trans. Electron Devices ED-26, p 243, (1979).
3. B. Jayant Baliga, "Switching Lots of Watts at High Speeds", IEEE Spectrum 18, p 42 (Dec. 1981).
4. J.P. Russell, A. M. Goodman, L. A. Goodman and J. M. Neilson, "The IGBTs-A New High Conductance MOS-Gated Device", IEEE Electron Device Letters EDL- 4, pp 63-65(1983).
5. B. J. Baliga, M. S. Adler, P. V. Gray, R. P. Love and N. Zommer, "The Insulated Gate Rectifier (IGR): A New Power Switching Device", IEDM Tech. Dig., 1982, pp 264-267.
6. H. W. Becke and C. F. Wheatley, "Power MOSFET With An Anode Region", U. S. Patent 4,364,073, issued Dec. 1982.
7. S. K. Ghandi, Semiconductor Power Devices (John Wiley, New York, 1977) p 296.

## SPICING-UP SPICE II SOFTWARE FOR POWER MOSFET MODELING

Author: C.F. Wheatley, Jr., H.R. Ronan, Jr., G.M. Dolny

The SPICE II simulation software package is familiar to most designers working in computer-aided design of integrated circuits. Developed by L. W. Nagel in 1973, SPICE II has become a widely available, well-understood design tool for IC modeling and analysis. But, SPICE II has a shortcoming: its standard simulation programs were developed when all MOSFETs were low-power devices. Power MOS devices are growing in use today, both as discrete components and, potentially, as output stages of power integrated circuits. SPICE II in its current form doesn't recognize these new developments. Its built-in FET models aren't able to simulate all the modes of new power MOS device operation. For example, SPICE II doesn't recognize the way a power MOSFET's internal capacitances change with bias conditions, the presence of a cascode JFET that complicates both static and dynamic operation, or the presence of a parasitic body diode that affects operation in the third quadrant. Without this information, SPICE II will predict power MOSFET performance that is incorrect.

Since SPICE II's internal device models can't be easily changed for all existing copies, we looked for another approach to update the capabilities of this widely used simulation package in its standard form. Adding a "subcircuit" of external components that complement the devices within the SPICE II software, so as to form a true, equivalent circuit of a power MOSFET, is the answer.

The subcircuit works nicely with the standard SPICE II software, providing a model with all the terminal characteristics of a power MOSFET. Parameters of the subcircuit model can be determined from simple terminal measurements or from standard data sheets, using the algorithmic and empirical approach described below. Once these parameters are in place, SPICE II can be used to accurately simulate either p-channel or n-channel power MOSFET devices over a wide range of currents and voltages. The subcircuit functions as an embedded subroutine, so it can be used repetitively for any number of power MOSFETs in a design. This technique can be used to model power MOSFETs with any version of the SPICE II program presently available, without any modifications to its internal source code. The technique can also be used with other commercially available or in-house-developed circuit simulators.

### Modeling The Power MOSFET

A cross-sectional view of a cell of a Harris IRF130 power MOSFET is shown in Figure 1. The easiest way to under-

stand its electrical characteristics is to think of it as a vertical JFET, driven in cascode from a low-voltage lateral MOSFET.<sup>1,2</sup> When the gate is positively biased with respect to the n-bulk, an accumulation layer forms in the n-region beneath the gate. This layer acts as the drain of the lateral MOSFET, as well as the source of the vertical JFET. The JFET channel is then-region between the two p-type body diffusions, which act as the gate of the JFET. The JFET drain is the n+ bulk, usually thought of as the power MOSFET drain.




FIGURE 1. A CROSS-SECTIONAL VIEW SHOWS THE PHYSICAL MAKEUP OF THE LATERAL LOW-VOLTAGE MOSFET AND VERTICAL JFET THAT OPERATE IN CASCODE AS THE POWER MOSFET.

When you look at the power MOSFET this way, it becomes possible to use the standard SPICE II built-in device models, because SPICE II can simulate both the vertical JFET and the lateral MOSFET. When we use the subcircuit to add the rest of the Harris IRF130 power MOSFET to these SPICE II-simulated devices, we get a satisfactory equivalent circuit, shown in Figure 2.

The gate-to-source capacitance of the Harris IRF130 power MOSFET is represented by  $C_{21}$ . It is really a composite of two capacitances. The first is formed between the polysilicon gate and source metal (with the thick oxide as a dielectric). The second is formed between the gate and the n+ source (with the thin oxide acting as the dielectric). The value of  $C_{21}$  is essentially unchanged by voltage or current.

Capacitor  $C_{24}$  is formed between the power MOSFET gate and the accumulation layer, with the thin gate oxide as a dielectric. So long as the gate is positive with respect to the n-neck region, the accumulation layer exists and  $C_{24}$  doesn't



To find the JFET drain resistance, we use the value of source resistance,  $R_{SOURCE}$ , and plots of  $I_{DS}$  versus  $V_{DS}$  for operation in the linear region, as shown in Figure 4.

To find the current, resistance and capacitance parameters of the body diode ( $D_{BODY}$  in Figure 2), first plot  $\log I_{DS}$  versus  $V_{DS}$ , as shown in Figure 5, holding the gate voltage,  $V_{GS}$ , negative for third-quadrant operation; i.e., where  $V_{DS}$  is less than 0. This plot gives the saturation current and resistance of  $D_{BODY}$ . The minority-carrier transit-time parameter ( $\tau$ ) of the SPICE II program is chosen to provide the best fit to measured transient reverse-recovery data. The junction capacitance value of  $D_{BODY}$  is equal to the power MOSFET device output capacitance,  $C_{OSS}$ , at zero volts. This value can be obtained from the device data sheet, or by bridge measurement. It is usually specified at 25 volts, and may be converted to zero volts by multiplying by 6.




FIGURE 3. THIS PLOT OF THE SQUARE ROOT OF DRAIN CURRENT vs. GATE VOLTAGE DEFINES THE THRESHOLD VOLTAGE,  $V_{TO}$ ,  $(K_p/2)^{0.5}$ , AND  $R_{SOURCE}$ , FOR THE POWER MOSFET.




FIGURE 4. DRAIN CURRENT vs. DRAIN VOLTAGE OF THE POWER MOSFET PLOTTED USING CONSTANT GATE VOLTAGES. THIS CURVE DEFINES THE ON RESISTANCE OF THE DEVICE.




FIGURE 5. THIS PLOT OF  $\log I_{DS}$  vs  $V_{DS}$  IN THIRD-QUADRANT OPERATION OF THE POWER MOSFET DEFINES  $I_S$  AND  $R_S$  OF THE PARASITIC BODY DIODE,  $D_{BODY}$ .

To properly simulate avalanche breakdown voltage with the added clamp circuit (diode  $D_{BREAK}$  and voltage source  $V_{BREAK}$  in Figure 2), first set the voltage level of  $V_{BREAK}$  equal to the measured value of drain breakdown voltage. Then, adjust the SPICE II model parameters  $I_S$ ,  $N$ , and  $R_S$  for  $D_{BREAK}$  to obtain the best fit to the measured breakdown voltage curve.

Selection of capacitors  $C_{21}$ ,  $C_{23}$ , and  $C_{24}$ , and the parameters of the JFET (all shown in Figure 2), can be made using the curves of Figure 6. This is a plot of drain and gate voltage versus time for a power MOSFET driven with constant




FIGURE 6. PLOTTING DRAIN AND GATE VOLTAGES OF THE POWER MOSFET vs TIME DETERMINES THE VALUES OF  $C_{21}$ ,  $C_{23}$ ,  $C_{24}$ , AND  $V_{pinch}$ .

gate current ( $I_G$ ).<sup>1</sup> The initial slope of the  $V_{GS}$  curve defines  $C_{21}$  (since for any value of gate voltage,  $V_{GS}$ , less than threshold voltage,  $V_{TO}$ , the power MOSFET is in its off-state, so that the gate-to-source capacitance,  $C_{21}$ , charges linearly under constant-current conditions). As  $V_{TO}$  is reached, the low-voltage lateral MOSFET (Figure 2) turns on, and its drain voltage drops toward its minimum value.

At the outset, the JFET is operating beyond pinch-off, and the slope of the  $V_{DS}$ -versus-time curve is controlled by  $C_{23}$ . However, when the drain voltage falls below  $V_{PINCH}$ , the JFET conducts, strongly coupling  $C_{24}$  to the JFET drain and greatly reducing the drain voltage slew rate. Thus, the value of  $C_{23}$  can be approximated from the steep slope of the  $V_{DS}$  curve in Figure 6, while the value of  $C_{21}+C_{23}+C_{24}$  corresponds to the labelled  $V_{GS}$  slope. These values can be adjusted slightly to give the best slope fit. A trial value of  $V_{PINCH}$  (and  $V_{TO}$ ) is given by the labelled intercept of the  $V_{DS}$  curve. Adjustments of this value will control the length of the gate plateau voltage needed to complete the curve fit.

Table I lists the preferred algorithm for parameter extraction; Table II summarizes the required empirical inputs. Together, these tables will aid in setting up the parameters for evaluation of a power MOSFET with SPICE II and the subcircuit. As an example, Table 3 summarizes the input parameters for the SPICE II model and subcircuit, determined for the Harris IRF130 power MOSFET, using the approach just described. The IRF130 is rated at 14 amperes and has a 100-volt blocking capability.

**TABLE 1. PREFERRED ALGORITHM FOR PARAMETER EXTRACTION**

1. Determine $K_P$ of lateral MOS
2. Determine $V_{TO}$ of lateral MOS
3. Determine $C_{21}$
4. Determine $C_{21} + C_{23} + C_{24}$
5. Determine $R_{SOURCE}$ and JFET drain resistance.
6. Assign beta of JFET = $100 \times K_P$ of lateral MOS
7. Use trial $V_{PINCH}$
8. Use trial $C_{23}$ and calculate $C_{24}$
9. Curve fit for slope by repeating step 8 with different values of $C_{23}$ .
10. Adjust $V_{PINCH}$ and $V_{TO}$ of JFET to fix gate-voltage plateau

**TABLE 2. EMPIRICAL INPUTS**

MOSFET	Enhancement mode; $W = L = 1 \mu\text{m}$ ; $K_P$ (Figure 3); $V_{TO}$ (Figure 3); $C$ 's = 0; $T_{OX} = 1E6 \mu\text{m}$
JFET	Depletion mode; area factor = 1; Beta = $100K_P$ (Figure 3); $V_{TO} = -V_{pinch}$ (Figure 6); $C$ 's = diode lifetime = 0; diode ideality factor = 1.0; $I_S = 1E-20$ ; $R_D$ (Figure 4)
$D_{BODY}$	$I_S$ from Figure 5; Ideality Factor = 1.0; $R_S$ from Figure 5 (must be very much smaller than $R_D$ ); $C$ (from $C_{OSS}$ ); lifetime = best fit to $T_{RR}$

**TABLE 2. EMPIRICAL INPUTS (Continued)**

$D_{BREAK}$	$I_S = \text{arbitrary}$ ; $C = \text{lifetime} = 0$ ; ideality factor = best low-current fit; $R = \text{best high-current fit}$
D1	$I_S = 1E-13$ ; $C = \text{lifetime} = 0$ ; ideality factor = 0.03; $R_S = 1$
$R_{SOURCE}$	Figure 3
$L_{SOURCE}$	Approx. $(5L) \ln(4L/d)$ nH; L and d are source wire inches
$V_{PINCH}$	Figure 6
$V_{BREAK}$	Avalanche voltage
$C_{21}$	Figure 6
$C_{23}$	Figure 6
$C_{24}$	Figure 6

**TABLE 3 - INPUT PARAMETERS OF IRF130 TO SPICE MODEL**

SPICE PARAMETER	HARRIS IRF130 VALUE
<b>LATERAL MOS</b>	
Model Level	1
$T_{OX}$	1E06 $\mu$
$V_{TO}$	3.4V
$K_P$	6.4A/V <sup>2</sup>
W, L	1.0 $\mu$
<b>VERTICAL JFET</b>	
JMOD Area	1
$V_{TO}$	-6.4V
Beta	640
$I_S$	10 <sup>-20</sup>
$R_D$	42.15 x 10 <sup>-3</sup> $\Omega$
$D_{BODY}$	
CJO	1650pF
IT	70 x 10 <sup>-9</sup>
$I_S$	3 x 10 <sup>-12</sup>
$R_S$	2.5 x 10 <sup>-3</sup> $\Omega$
<b>PASSIVE ELEMENTS</b>	
$C_{21}$	900pF
$C_{23}$	40pF
$C_{24}$	1360pF
$R_{SOURCE}$	17.5 x 10 <sup>-3</sup> $\Omega$
$L_{SOURCE}$	7.5 x 10 <sup>-9</sup> H
$V_{BREAK}$	117V

## Implementing The Subcircuit in SPICE II

Table IV is the input listing for the implementation of the power MOSFET subcircuit in SPICE II software. Nodes are identified for drain, gate, and source of the power MOSFET. The subcircuit then "hooks" to these nodes wherever specified in the SPICE II simulation. Any number of power MOSFETs can be specified. The parameters listed are for an IRF130 power MOSFET.

### The Results

The real test of the enhanced SPICE II model is how closely its predicted performance compares with actual measurements. Using the input parameters for the Harris IRF130 device example given in Table III, we calculated transfer and output curves for the model. These curves were then compared against measured static data. Figures 7 and 8 show the precise fit between predicted and measured static data, even at low values of drain voltage.

To see how the model performs in dynamic prediction, we simulated first-quadrant operation (including avalanche mode) and third-quadrant operation for the Harris IRF130

power MOSFET. Once again, the predicted performance of the enhanced SPICE II model fits actual measurements satisfactorily over the entire operating range of the Harris IRF130, as shown in Figures 9 and 10.

To compare calculated switching performance versus actual measurement on the Harris IRF130, we used the enhanced SPICE II model to generate switching curves. Figure 11 shows drain and gate voltages versus time with a constant gate-current drive. Figure 12 shows drain and gate voltages versus time for a step gate-voltage input. Actual measured data was then taken and overlaid on the points predicted by the enhanced SPICE II model. Again, the fit was accurate in each case.

**TABLE 4 - INPUT LISTING OF SUBCIRCUIT MODEL**  
Listed Parameters Valid for a Harris IRF130 Power MOSFET

```
* THIS IS THE POWER MOS SUBCIRCUIT
* NODE 3 IS THE POWERMOS DRAIN
* NODE 2 IS THE POWERMOS GATE
* NODE 11 IS THE POWERMOS SOURCE
*
*
.OPTIONS NOMOD NOLIST NOACCT NONODE LIMPTS=250 GMIN=1.0E-20
.SUBCKT POWMOS 3 2 11
.C21 2 1 900P
.C23 2 3 40P
.C24 2 4 1360P
.FDSCHRG 4 2 VMEAS 1.0
.MOS1 4 2 11 MOSMOD L=1U W=1U
.JFET 3 1 4 JMOD AREA=1
.DBODY 1 3 DMOD2
.RSOURCE 1 10 17.5E-03
.LSOURCE 10 11 7.5N
.E41 5 11 4 1 1.0
.D1 5 6 DMOD
.VPINCH 6 8 DC 6.4
.VMEAS 8 11 DC 0.0
.DBREAK 3 7 DMOD3
.VBREAK 7 1 DC 117
.MODEL MOSMOD NMOS VTO=3.4 KP=6.40 TOX=1.0E+06U
.MODEL JMOD NJF VTO=-6.4 BETA=640 IS=1.0E-20 RD=42.5E-03
.MODEL DMOD D IS=1.0E-13 N=0.03 RS=1.0
.MODEL DMOD2 D CJO=1650P TT=70N IS=3.0E-12 RS=2.5E-03
.MODEL DMOD3 D IS=1E-13 RS=2.0 N=1.0
.ENDS
*
*
```






FIGURE 7. MEASURED SQUARE ROOT OF DRAIN CURRENT (DRAIN VOLTS = 10) vs. GATE VOLTAGE FOR THE HARRIS IRF130 POWER MOSFET IS PLOTTED ALONG WITH THE CALCULATED VALUES FOR THE ENHANCED SPICE II MODEL. AN EXCELLENT FIT IS OBTAINED.




FIGURE 8. PLOTS OF DRAIN CURRENT vs. DRAIN VOLTAGE FOR THE HARRIS IRF130 POWER MOSFET SHOW AN EXCELLENT FIT BETWEEN MEASURED VALUES AND THOSE CALCULATED BY THE ENHANCED SPICE II MODEL FOR VARIOUS VALUES OF CONSTANT GATE VOLTAGE.




FIGURE 9. FIRST QUADRANT DRAIN CURRENT vs. DRAIN VOLTAGE WITH  $V_{GS}$  HELD CONSTANT IS CALCULATED BY THE ENHANCED SPICE II MODEL OF THE HARRIS IRF130 POWER MOSFET. NOTE THAT THE MODEL PREDICTS AVALANCHE BREAKDOWN.




FIGURE 10. THIRD-QUADRANT OPERATION OF THE HARRIS IRF130 SHOWS AGREEMENT BETWEEN THE PREDICTED VALUES OF THE ENHANCED SPICE II MODEL AND ACTUAL MEASURED VALUE OF DRAIN CURRENT vs. DRAIN VOLTAGE AT DIFFERENT VALUES OF CONSTANT GATE VOLTAGE.




FIGURE 11. THESE PLOTS OF DRAIN AND GATE VOLTAGES vs. TIME FOR CONSTANT GATE CURRENT SHOW AGREEMENT BETWEEN THE PREDICTIONS OF THE ENHANCED SPICE II MODEL (a) AND MEASURED PERFORMANCE OF THE HARRIS IRF130 POWER MOSFET (b).




FIGURE 12. SWITCHING PERFORMANCE OF THE HARRIS IRF130 POWER MOSFET IS CLOSELY PREDICTED BY THE ENHANCED SPICE II MODEL IN THIS PLOT OF MEASURED AND CALCULATED VALUES OF DRAIN AND GATE VOLTAGES vs. TIME IN A STANDARD SWITCHING CIRCUIT.




FIGURE 13. THE CALCULATED THIRD-QUADRANT DIODE RECOVERY WAVEFORM OF THE ENHANCE SPICE II MODEL SHOWS GOOD AGREEMENT WITH THAT ACTUALLY MEASURED FOR THE HARRIS IRF130 POWER MOSFET

Finally, the enhanced model was used to compare calculated and measured body diode ( $D_{BODY}$  in Figure 2) recovery time curves in third-quadrant operation of the Harris power MOSFET. Figure 13 shows the good agreement between predicted and actual results.

This approach provides excellent results when there is a need to model the performance of a power MOSFET. Not only will the approach update SPICE II (or other circuit simulation CAD program) so that it will simulate the latest state-of-the-art in MOS power, but it will allow quick analysis of every static and dynamic characteristic for suitability in a proposed design.

### References

1. Wheatley, Jr., C.F. and Ronan Jr., H.R., "Switching Waveforms of the L<sup>2</sup>FET: A 5-Volt Gate Drive Power MOSFET," Power Electronic Specialist Conference Record, June 1984, p. 238.
2. Ronan Jr., H.R. and Wheatley Jr., C.F., "Power MOSFET Switching Waveforms: A New Insight," Proceedings of Powercon 11, April 1984, p. C3.
3. Niehaus, H.A., Bowers, J.C. and Herren Jr., P.C., "A High Power MOSFET Computer Model," Power Conversion International, January 1982, p. 65.

## SP600 AND SP601 AN HVIC MOSFET/IGT DRIVER FOR HALF-BRIDGE TOPOLOGIES

Author: Dean F. Henderson

The interfacing of low-level logic to power half-bridge configurations can be accomplished by an 500V<sub>DC</sub> intelligent IC, the SP600 series driver, which is designed for up to 230V<sub>AC</sub> line rectified operation. The primary function of the high voltage integrated circuit (HVIC) is to drive n-channel MOS gated power devices in totem pole configuration. Compatible with current-sensing MOSFETs/IGTs, this HVIC provides overcurrent shutdown, simultaneous conduction protection, and undervoltage lockout. Logic level inputs provide noise immune control of power element switching.

The SP600 has demonstrated high frequency (130 kHz) operation as well as the ability to withstand high dv/dt. Its semicustom design flexibility makes it easily adaptable to a wide range of single and multiple phase applications. Other salient features of the device are described below.

### Technology Overview

BiMOS structures are implemented in a junction-isolation process, known as "lateral charge control",<sup>1</sup> that supports high voltage laterally. By the use of this thin epi process, low voltage analog and digital circuitry can be combined monolithically with high voltage transistors. Low voltage circuits can be constructed to float up to 500V<sub>DC</sub> with respect to the substrate. Additionally, 500V<sub>DC</sub> NMOS and n-p-n transistors can also be fabricated.<sup>2</sup> Since this process conforms to mainstream low voltage IC manufacturing, it is cost effective.

### Totem Pole Drivers

Historically, designers have been faced with awkward decisions regarding the upper-rail drive of bridge topologies. P-channel MOSFETs, while easy to drive, are more than twice as expensive as equivalent n-channel devices having the same r<sub>ds(on)</sub>. Economic barriers and product availability generally prohibit design beyond 200V<sub>DC</sub>. On the other hand, the driving of upper rail n-channel MOS gated devices requires a floating gate supply that must be 5 to 20V<sub>DC</sub> greater than the upper rail link. While several discrete approaches for implementing this floating supply are known, the designer is burdened with additional components and potential dv/dt problems associated with voltage translation.

The SP600 series driver provides the economical solution as an intelligent totem pole n-channel driver. With the addition of as few as five, user defined, external, passive components (three if current detection isn't employed) a functional half-bridge driver can be built that has the following features:

- Creation and management of a 15V<sub>DC</sub> upper-rail power supply
- Ability to interface and drive standard and current sensing n-channel MOSFETs/IGTs
- Shoot-through protection
- Overcurrent protection
- Undervoltage lockout
- CMOS logic-level input compatibility
- Semicustom flexibility through metal-mask changes
- Standard 22-pin DIP packaging

### Theory of Operation

Figure 1 is the basic block diagram of the SP600. CMOS logic compatible input signals are filtered to ensure reliable operation when the device is subjected to noisy industrial environments. Digital commands at TOP and BOTTOM inputs cause the upper or lower drivers, respectively, to turn on or off. The I<sub>TRIP SELECT</sub> input provides a higher than nominal current limit on a pulse-by-pulse basis. The input signals are decoded to drive the appropriate output device. High voltage translation is provided by current mirror pulses used to communicate upward to the top gate driver to initiate turn on or off (I<sub>ON</sub>/I<sub>OFF</sub> pulses). These momentary pulses are captured by local latches to maintain the desired state. This feature minimizes power dissipation in the level shifter and provides added noise immunity as well. The bottom gate driver circuitry is similar. The floating bootstrap power supply is provided by low voltage capacitor C<sub>F</sub> and high voltage diode D<sub>F</sub>. Each time the V<sub>OUT</sub> node goes low, C<sub>F</sub> charges to roughly a diode drop less than V<sub>DD</sub> (15V<sub>DC</sub>). This situation prevails each time the lower output device is activated or, in the case of an inductive load, whenever the upper device is switched off and freewheeling load current forces the output node to a diode drop below ground. In either case, D<sub>F</sub> is forward biased, allowing C<sub>F</sub> to charge through the current limiting resistor R<sub>BS</sub> to approximately V<sub>DD</sub>. Noise dropping resistor R<sub>ND</sub>, along with capacitor C<sub>DD</sub>, provides localized filtering of the bias supply and bypasses bias supply series inductance facilitating fast and complete bootstrap refresh.

Each output device is protected on a pulse-by-pulse basis from overcurrent (OC) by sense resistor R<sub>S</sub>, which is connected to 100mV comparators. This arrangement permits the designer to take advantage of nearly lossless current-sensing MOSFETs or IGTs.




FIGURE 1. BLOCK DIAGRAM OF THE HVIC

Upon detection of any OC, the output is immediately disabled. In the case of the lower switch, a **FAULT** is directly detected and reported. Upper rail OC **FAULT**s are indirectly reported via the output voltage monitor when it detects an output state not in agreement with the commanded **TOP** input signal. With local OC detection and shutdown of the upper device, an inductive load will force **V<sub>OUT</sub>** low due to freewheeling. This "out of status" detector recognizes a fault when **V<sub>OUT</sub>** is typically less than  $5.5V_{DC}$ .

**Logic And Timing**

Figure 2 is a detailed functional circuit of the SP600. The filtered inputs, **TOP**, **BOTTOM**, and **I<sub>TRIP SELECT</sub>** ignore pulse widths less than typically 400ns to prevent false triggering. During the generation of **I<sub>ON</sub>** and **I<sub>OFF</sub>** pulses, the control logic ignores further changes in the input signal. For each **I<sub>ON</sub>** pulse, an **I<sub>OFF</sub>** pulse is simultaneously sent to the opposite driver, thus eliminating the possibility of spurious shoot




FIGURE 2. FUNCTIONAL DIAGRAM OF THE HVIC

through caused by high voltage, high-speed switching. These features aid in providing predictable operation of the floating upper rail driver section, which is capable of slewing over 10,000 volts per  $\mu\text{s}$ .

PHASE serves as a common reference for the floating bootstrap supply ( $V_{BS}$ ) and all upper rail logic.  $V_{OUT}$ , for all practical purposes, is at the same potential as PHASE, being separated from it electrically by only a few  $\Omega$  ( $R_O$ ). This additional series output resistance helps to limit the peak current being drawn from the HVIC when an external lower flyback diode, undergoing forward recovery, forces  $V_{OUT}$  negative.

An automatic refresh algorithm is generated by the CMOS timing and control block to ensure that the bootstrap capacitor remains charged. As mentioned above,  $C_F$  is refreshed each time the  $V_{OUT}$  node swings to common. At power up, with zero voltage on  $C_F$ , there are two ways to refresh the bootstrap capacitor. The first is by initially commanding the bottom device to turn on, forcing  $V_{OUT}$  low. The second occurs when an automatic refresh is invoked if the TOP has been commanded on for longer than 200 $\mu\text{s}$  to 500 $\mu\text{s}$ . The logic momentarily ignores the inputs, and turns on the lower output (subsequent to an  $I_{OFF}$  TOP) for typically 2.0 $\mu\text{s}$ , charges  $C_F$  and finally restores control to the input commands. Automatic refresh is overridden at switching rates greater than 5kHz, the minimum refresh timer period.

A dual level current limit provision allows for a 30% higher current trip point (above nominal) on a pulse-by-pulse basis. A logic level 1 applied to  $I_{TRIP\ SELECT}$  provides a boosted current limit suited for applications like uninterruptable power supplies (UPS), which may have occasional shifted peak power requirements. This feature may allow for a more optimally selected output device. Benefits of current boost have been demonstrated in an off-line PWM motor controller where  $I_{TRIP\ SELECT}$  is momentarily applied to overcome the inertia associated with rotor start-up.<sup>3</sup>

Both outputs are disabled and a FAULT reported as a result of:

- Overcurrent
- $V_{DD}$  (lower bias) and  $V_{BS}$  (upper bias) undervoltage

- $V_{OUT}$ /PHASE out-of-status
- Simultaneously commanded TOP and BOTTOM input (outputs disabled, no FAULT reported)

The fault can be cleared by a logic 0 at both TOP and BOTTOM inputs for the required fault reset delay time of 3.4 $\mu\text{s}$  to 6.6 $\mu\text{s}$ .

### Power Driver Section

The upper and lower driver output sections are nearly identical, Figure 3.<sup>4</sup> Separate sink and source transistors are separately bonded out for application specific designs requiring additional series gate impedance(s) for slower charge and discharge rates. This circuit property becomes particularly important with IGTs, where a minimum turn-off impedance of 100 $\Omega$  may be required to ensure full SOA. Regardless of the switching element used, companion flyback diode characteristics may necessitate slower turn-on to reduce peak reverse recovery current by increasing the gate impedance by means of  $R_{CHARGE}$ .

A nominal 100mV<sub>DC</sub> comparator provides overcurrent (OC) protection when used with either current sensing IGTs or MOSFETs. OC can also be implemented by using low impedance shunts with noncurrent sensing power output devices, Figure 4.

Clamp CL1 in Figure 4 provides overvoltage protection for current sensing structures during switching intervals, and protects the comparator from any voltage transients due to external lead inductances. To avoid nuisance OC trips caused by reverse recovery current during turn-on transitions, the comparator's output is blanked for approximately 3 $\mu\text{s}$ .

### System Performance

The half-bridge test circuit in Figure 5 was built to demonstrate the SP600 as a high frequency driver of MOSFETs. The load is referenced to one-half the battery voltage, allowing bidirectional load current. This circuit characteristic emulates power configurations of half bridges with split supply or full bridges implemented with multiple HVICs.




FIGURE 3. POWER-OUTPUT SECTION INTERFACING WITH CURRENT SENSING MOSFET OF IGT.




FIGURE 4. POWER OUTPUT SECTION INTERFACING WITH NONCURRENT SENSING MOSFET OR IGT.

For ultimate switching speed, no additional series gate impedances were used. Peak MOSFET gate charge and discharge current waveforms of 400 and 510mA<sub>DC</sub>, respectively, were observed, Figure 6.

High frequency, high voltage operation requires that upper rail drive and level translator circuitry be immune to high dv/dt, as this section floats with respect to V<sub>OUT</sub>/PHASE. Interjunction capacitance can dynamically inject displacement currents, raising havoc in circuit performance or even causing catastrophic failures, including the breakdown of voltage isolation tubs or latch-up in adjacent four layer structures.

At rail voltages of 200V<sub>DC</sub> to 400V<sub>DC</sub>, rise and fall transitions of V<sub>OUT</sub>/PHASE were measured in the 20ns to 35ns region.

The HVIC operated flawlessly while being subjected to output swings beyond 11,000V per  $\mu$ s. Figure 7 demonstrates the HVIC's ability to sustain such dv/dt when driving IRF820 devices.

IRF 842s were driven at 130kHz in this same half-bridge circuit, Figure 8. The ultimate switching speed of the SP600 series HVIC will depend on gate capacitance and the duty cycle limits dictated by the minimum I<sub>ON</sub> and I<sub>OFF</sub> times. A minimum I<sub>ON</sub> time (1.6 $\mu$ s to 3.1 $\mu$ s) ensures time for refresh, while a minimum I<sub>OFF</sub> time (1.3 $\mu$ s to 3.4 $\mu$ s) prevents simultaneous conduction by allowing for gate discharge prior to an opposite I<sub>ON</sub> pulse. The same promising technology has been shown to operate a half-bridge resonant converter at frequencies up to 600kHz.<sup>6</sup>






FIGURE 5. HALF-BRIDGE TEST CIRCUIT




Top: Turn Off Vertical: 100mA/div  
Bottom: Turn On Horizontal: 20ns/div

FIGURE 6. GATE-CURRENT WAVEFORMS DRIVING AN IRF820



Vertical: 50V/div  
Horizontal: 50ns/div

FIGURE 7.  $V_{OUT}$  TRANSITION AT TURN ON OF LOWER IRF820



Vertical: 50mA/div  
Horizontal: 50ns/div

FIGURE 8. OUTPUT LOAD CURRENT AT 130kHz USING IRF842s

### Semicustom Capability

The SP600 family can be customized by inexpensive, final metal mask alterations. Application specific designs are possible for variations in the following parameters:

- Minimum  $I_{ON}/I_{OFF}$  pulses
- OC trip response time
- Input signal conditioning filters
- OC trip level
- Inclusion of  $R_{CHARGE/DISCHARGE}$
- $I_{TRIP\ SELECT}$  boost level
- FAULT reset timer

Other system related options include:

- Input protocol
- Automatic FAULT reset
- Ability to disable the automatic refresh algorithm

### References

1. E. J. Wildi, et al, "New High Voltage IC Technology," IEDM 84 Conference proc, pp 262-265.
2. E. J. Wildi, et al, "500V BiMOS Technology and its Applications," Electro 85 paper #24/2.
3. J. G. Mansmann, et al, "ASIC Like HVIC for Interfacing to Half-Bridge Based Power Circuits," PESC March 88.
4. J. G. Mansmann, et al "A Flexible High Voltage Controller Core for Half "He" N-Channel Bridge Operation," MOTOR-CON proc, Sept '87, pp 194-205.
5. D. J. MacIntyre, "Motor Control Applications of Second Generation IGT Power Transistors," GE PESD Application Note 200.95.
6. R. L. Steigerwald, et al, "A High-Voltage Integrated Circuit for Power Supply Applications", APEC proc, Mar '87, pp 221-229.

### Appendix

#### Timing Waveforms (See page 6)

Although both SP600 and SP601 timing diagrams are shown the SP601 was chosen to provide further explanation.

$t_0 < t_1$  At  $t_0$ , with the enable high, the outputs are simultaneously commanded to switch from lower to upper which is also known as Bistate operation. After delay  $t_{OFFD}$ , the lower is turned off, followed by the uppers turned on. Dead time,  $t_{DT}$ , the difference between the lower off transition to the upper on transition is internally set. Since this timing sets the margin of safety for simultaneous conduction, it's the user's responsibility to ensure that proper external gate impedance is selected to ensure ample time for power transistor charging/discharging.


$t_1 < t_2$  The lower is turned on at  $t_1$  and continues for a relatively long period, long enough that at  $t_2$  an automatic refresh will be invoked.



# Application Note 8829

- $t_2 < t < t_3$  The HVIC has blinded itself to the logic inputs during this refresh mode. The upper is turned off, with its associated turn off delay,  $t_{OFFD}$ . After the fixed dead time,  $t_{D.T.}$ , the lower is briefly turned on, ton, providing a charge refresh path for the bootstrap capacitor,  $C_F$ . Once again the dead time is observed before turning the upper back on again and restoring control to the user inputs. This refresh cycle can be detected as a few  $\mu s$  wide pulse of lower MOSFET/ IGT current.
- $t_3 < t < t_5$  The upper remains commanded on for a period of time less than  $t_{REF}$ . At  $t_4$ , the UP/DOWN time is brought low, commanding a lower turn on. Similar to the  $t_0$ - $t_1$  interval, the upper turns off after delay  $t_{OFFD}$  and the lower turns on after the dead time,  $t_{D.T.}$
- $t_5 < t < t_7$  The SP601 is disabled by the ENABLE line low at  $t_5$ . Previously conducting lower turns off after its delay,  $t_{OFFD}$ . Since the ENABLE line was previously brought low and neither output transistors are conducting, termed as tristate mode. The state of the output phase waveform remains unknown. At  $t_6$ , the ENABLE is once again pulled high. The lower turns on after delay,  $t_{ONDB}$ .
- $t_7 < t < t_9$  At  $t_7$ , the SP601 is disabled and the UP/ DOWN line is toggled to the upper position. The lower turns off and the power devices go into a tristate mode. At  $t_8$ , upper turn on sequence begins. Since the auto one shot hasn't timed out yet, the turn on delay,  $t_{ONDB}$ , is relatively short.
- $t_9 < t < t_{11}$  The chip shuts off as the ENABLE line is brought low at  $t_9$ , and is enabled again at  $t_{10}$  as the UP/DOWN line had remained high. Since the disable period was long and the refresh one shot had timed out, the turn on delay,  $t_{ONDT}$ , is slow. Keep in mind that the delay time includes the time for automatic refresh. In an attempt to not further complicate the drawing, the detailed refresh cycle isn't actually shown.
- $t_{11} < t < t_{13}$  Both inputs are brought low at  $t_{11}$  for a duration longer than  $t_{REF}$ . At  $t_{13}$  the ENABLE is restored, initiating the turn on sequence for the lower. This follows a long period of time where the one shot had timed out, but in this case the lower is commanded on. Since it doesn't need the refresh algorithm, the turn on delay,  $t_{ONDB}$ , is fast.
- $t_{11} < t < t_{13}$  This sequence of events depicts the detection of a lower overcurrent trip. Between  $t_{13}$ - $t_{14}$ , the lower is on. Beyond the filter delay,  $t_{OFFTN}$ , the overcurrent trip shuts off the lower driver. A fraction of a  $\mu s$  later,  $t_{FN}$ , the flag report delay, FAULT goes low.
- $t_{15} < t < t_{16}$  By holding both ENABLE and UP/DOWN lines low for the required fault filter reset time,  $t_{R.T.}$ , the fault is cleared.
- $t_{16} < t < t_{17}$  The upper is turned on and an overcurrent trip begins. Beyond the filter delay,  $t_{OFFTN}$ , the overcurrent comparator shuts off the upper drive at  $t_{17}$ . Since the control logic can only communicate upwards, there is no direct means of reporting an upper trip. As the fault has been remotely captured by the floating upper section, shut-down has occurred. The Phase or  $V_{OUT}$  node will quickly fall to a diode drop below common due to inductive flyback current. Via the  $V_{OUT}/V_{PHASE}$  monitor this is detected as not being in agreement with the commanded input and reports the fault. Reporting this phase out of status delay is  $t_{OSVF}$ .

## SP600 Series Timing Diagram



## HIP2500 HIGH VOLTAGE (500V<sub>DC</sub>) HALF-BRIDGE DRIVER IC

Author: George E. Danz

### Introduction

The HIP2500 is a high voltage, high speed dual driver for MOS gated power devices. The drivers are isolated from each other, each controlled by an independent input line referenced to the system common voltage. The HIP2500 was designed using the same proprietary technology which was started more than 5 years ago, resulting in the first products in the HVIC family, the SP600/SP601 Half-Bridge Drivers. Many of the benefits of the SP600/SP601 family also apply to the HIP2500. For example, these HVICs offer a very inexpensive means for driving an n-channel power switch from low side referenced logic without special isolation circuitry, such as optocoupler (not known for extreme reliability) or transformer means (often too expensive). Highly integrated low level logic and high-level drive circuitry minimize propagation delays, allowing higher switching frequencies and often lower switching losses than would be attainable using more conventional techniques. In addition to cost savings and performance increases, the HVIC simplifies and reduces the effort needed to design an efficient driver for MOS gated high and low side switches. Features specific to the HIP2500 are discussed below.

The HIP2500 enjoys some features which the SP600/SP601 lacks. These are a smaller 14 pin dip package, significantly higher output drive capability (2A peak) and lower transport delays from input to output. In order to maintain noise immunity, CMOS Schmitt triggered inputs with pull down are incorporated on all inputs. By shedding some of the features of the SP600/601 family such as over-current trip and shoot-through protection, the HIP2500 can operate at PWM frequencies as high as 500KHz depending on bus voltage, having gate rise and fall times of typically 23ns into 1000pF load.

The blocking voltage of the HIP2500 has been increased to 500V<sub>DC</sub> in keeping with industry requests for 600V blocking capability for bridge components for use on rectified 230VAC lines.

While the burden of shoot-through protection is now squarely with the user, the added flexibility of precise user gate control allows some other interesting circuit topologies. For example the double forward converter configuration popular with power supply, stepper motor control and switched reluctance motor control can now be implemented. Capacitor C<sub>F</sub> must be fully charged before turning the upper switch on

the first time by holding the lower switch on long enough to charge C<sub>F</sub> through the load impedance. See Figure 1.




FIGURE 1. DOUBLE FORWARD CONVERTER SCHEMATIC

Also with the HIP2500 it is possible to drive a high side switch which can be switched independently from the low side switch. The load itself could supply initial bootstrap voltage and an appropriate flyback diode would be required in parallel with the load to avoid severe negative excursions of the power switch's source lead. An example of this is shown in Figure 2.




FIGURE 2. HIGH SIDE SWITCH OR "BUCK CONVERTER"

### Description of the HIP2500

The block diagram of the HIP2500 is shown in Figure 3. The HIP2500 is comprised of a ground referenced gate drive circuit and a high voltage bus referenced (floating) gate drive circuit. The input logic circuit for the high side driver incorporates level translation circuitry to interface between the low voltage logic section and the high voltage logic section which controls the upper (or floating) gate driver.




FIGURE 3. HIP2500 FUNCTIONAL BLOCK DIAGRAM

### Input Logic

There are three inputs to the HIP2500; HIN controls the floating high side driver, LIN controls the low side (ground referenced) driver and SD which controls the "shutdown" function. All inputs pass through Schmitt buffers employing hysteresis with transition thresholds proportional to the logic supply  $V_{DD}$ . Slower or ramped inputs therefore are squared up before being passed to the level translation circuits, which translate the logic level inputs to signal levels compatible with the fixed driver (10V to 15V) supply. The level translation circuit allows the ground reference of the logic supply ( $V_{SS}$  on pin 13) to swing plus or minus by a couple of volts with respect to the power ground (COM on pin 2) thereby enhancing noise immunity.

Each channel, including the shutdown input, is independently controlled. The gate drive responds within a short (typically 400ns) propagation delay of the input signal. In applications where deadtime is required to prevent conduction overlap or "shoot-through", the HI and LO input commands must be spaced by external circuitry. For example in a half-bridge configuration, where the upper and lower switches are series connected between the high and low sides of the power bus, effort must be taken to turn off each of the switches in advance of turning on the other. The designer must ensure that one switch is completely off before trying to turn on the other or high currents can flow through both, possibly leading to destruction of one or both power switches. Often a few passive components added to delay switch turn-on without delaying turn-off can effectively control shoot-through (see the diode resistor parallel combination in Figure 4). As power levels and power switch devices become larger, passive techniques may become a more appropriate means to

provide turn-on blanking of one switch while the other switch is turning off.

Shutdown is accomplished by a logic level 1 at the SD input. This input must be at logic level 0 to "gate" the HIN and LIN inputs to their respective drivers. The SD logic also removes bias to the high voltage translation pulse circuits, thereby reducing bias current to the HIP2500 when in shutdown mode.




FIGURE 4. SIMPLIFIED SHOOT-THROUGH CONTROL

### Protection Features

The HIP2500 is protected internally from insufficient bootstrap supply voltage (in the case of the upper floating driver) and insufficient bias supply voltage (in the case of the lower driver). Also circuitry is provided which allows the high voltage power to be applied prior to the low voltage control power without inducing false gating from the HIP2500.

The undervoltage circuitry functions differently for upper and lower drivers. The lower undervoltage lockout blocks drive to both upper and lower power switches. Upon reestablishment of proper lower supply voltage levels the drive signals are unblocked and gate drive to both upper and lower switches is reestablished provided the appropriate LIN and HIN signals are enabled. The upper undervoltage circuit controls only the gating of the upper (floating) switch which is latched off when an undervoltage is sensed. Latching is released when the upper undervoltage circuit is satisfied. A subsequent "on" pulse from the HIN terminal is necessary to trigger the upper switch. The HIN terminal must have previously gone low since all communications with the upper driver are "edge" triggered. The purpose for latching either driver off in the event of an undervoltage condition is to ensure direct control from the HIN input. Without latching, the undervoltage circuit could cycle at a frequency dependent upon the size of the bootstrap capacitor, gate capacitance, and undervoltage hysteresis levels. Latching the undervoltage detector provides in essence an "alarm" that an undervoltage condition has occurred. The circuit designer must pick values of bootstrap capacitance which avoids undervoltage triggering at the PWM design frequency. Guidance on choosing the right value can be found under "Floating Supply Considerations" later in this note.

## Driver Circuits

The driver circuits for the upper and lower gate drives are identical. Since it is desirable to provide the greatest possible gate drive voltage consistent with the user supplied voltage, p-channel mosfets have been used in the output stage of the drivers for sourcing gate current to the power device. Likewise, n-channel devices have been employed for sinking current from the gates of the power devices. This approach allows complete utilization of the  $V_{CC}$  voltage and changes in mosfet threshold voltages with temperature will not reduce power device gate bias levels.

The sink and source currents of the gate drivers are fully capable of supplying peak currents of at least 2.0A, which means that a power mosfet device with 3000pF gate source capacitance can be fully charged in 25ns. Discharge of the gate source capacitance will be slightly more rapid, since  $R_{Dson}$  of the sink driver is about 10% less than the source driver.

The high side driver section is built into an "isolation tub" which is capable of floating +500V<sub>DC</sub> above substrate potential with respect to power ground (COM pin 2). Pin 6 ( $V_S$ ) is the common potential for the upper drive circuitry and is the most negative voltage within the floating tub.  $V_B$  (pin 5) is the positive rail within the floating tub and is usually +15 above  $V_S$ . The gate drive output, HO (pin 7) swings between  $V_S$  and  $V_B$  according to the state of the HIN input pin.

## Floating Supply Considerations

The floating supply which ties between  $V_B$  and  $V_S$  is supplied typically by a capacitor,  $C_F$  referred to as the bootstrap capacitor. A fast recovery, low leakage diode,  $D_F$  refreshes or charges this capacitor whenever the  $V_S$  terminal swings to common (see Figure 4). A low leakage, fast recovery diode should be chosen for the bootstrap diode and should exhibit low reverse recovery charge. Accomplish this by choosing a diode with a blocking voltage rating greater than 500V<sub>DC</sub>. For example, the Harris A114P diode is a high voltage 1A, fast recovery diode rated at 1000V blocking. It is used with great success on rectified 230V<sub>AC</sub> circuits where normally a 500V or 600V diode would be used. The high voltage diode results in a naturally lower junction capacitance than would be attainable in a comparable low voltage diode.

The refresh charging "loop" is a circuit beginning at the  $V_{CC}$  node and comprising the bootstrap diode (forward biased), the bootstrap capacitor, either the lower power device or the flyback diode and the COM terminal. Normally  $V_S$  voltage will be one diode drop below the COM terminal whenever the upper power switch is turned off due to the inductive nature of the load current commutating from the upper switch to the lower flyback (or body) diode around the lower power switch. When no inductive load current is flowing through the lower flyback diode, then the  $V_S$  terminal voltage will operate at a voltage above the COM terminal determined by the lower power device's forward voltage drop. The ultimate voltage attained on the bootstrap capacitor is dependent on whether it was refreshed through the flyback diode or the lower power switch device. Lead inductance associated with the flyback

diode can actually cause the  $V_S$  terminal to transiently go 1V to 20V below COM depending on dv/dt. This occurs when the upper switch is turned off very rapidly and the load current is rapidly commutated to the lower flyback diode. Although this can help to dump some charge very quickly onto the bootstrap capacitor, it can cause trouble with the HVIC if allowed to exceed more than about 4 volts. It is wise to minimize this inductance by tight power circuit layout practices.

A number of considerations in the implementation of this bootstrap arrangement which must be kept in mind. The series inductance in the loop comprised of the bootstrap diode, capacitor and the  $V_{CC}$  supply and COM return path must be kept very low. Ideally under normal conditions the charging time for refreshing the capacitor is short. This must be so when very high PWM duty cycles are desired. In fact overmodulation must be avoided so that approximately 1 to 2  $\mu$ secs is reserved for refreshing the bootstrap capacitor. The actual time required depends on the series resistance of the bootstrap loop, the series inductance (hopefully near zero) and the size of the bootstrap capacitor. An upper limit on the PWM frequency is then given by:

$$f_{PWM} \leq \frac{(1 - DC)}{t_{REF}}$$

where:

DC = Duty cycle fraction

$t_{REF}$  = refresh time (sec.)

$f_{PWM}$  = PWM frequency (Hz)

Another consideration in the design of the bootstrap circuit concerns the sizing of the bootstrap capacitor. If it is assumed that all of the gate charge comes from the bootstrap capacitor, which is a good assumption, then enough charge must be placed on the bootstrap capacitor such that when it "dumps" the turn-on gate charge to the power switch, there is still enough voltage on the bootstrap capacitor such that undervoltage lockout is not triggered. For turn-on gate charge of  $Q_G$ , flying capacitor of  $C_F$  supply voltage  $V_{CC}$  and final gate voltage  $V_G$  (which must be greater than the maximum value for the undervoltage trip threshold), the minimum bootstrap capacitor is given by:

$$C_F > \frac{Q_G}{V_{CC} - V_G}$$

The above assumes an inductive load which would tend to cause the bootstrap diode drop to be approximately cancelled by the drop associated with the body diode (mosfet) or flyback diode in parallel with an IGBT. If the load is not somewhat inductive, the bootstrap diode drop must be subtracted from  $V_{CC}$  along with any drop associated with the lower switch. The effects of leakage current in the reverse biased bootstrap diode and the small quiescent bias current of the upper driver circuit must be taken into account when sizing  $C_F$ . Therefore the sum of the above currents and the charge removed from  $C_F$  in charging the gate capacitance,  $Q_G$ , determines the minimum size of  $C_F$ . Therefore:

$$C_F > \frac{Q_G + (I_{QBS} + I_R) \cdot t_{ON(max)}}{V_{CC} - V_G}$$

The previous discussion on refreshing has been made with a half-bridge or "totem-pole" configuration of the power switches in mind. Other topologies are of interest such as the "double forward converter" configuration shown in Figure 1. Once current is established in the inductor of the double forward converter, simply turning off the switches causes the inductor current to freewheel through the commutating diodes. The  $V_S$  lead will be pulled to approximately a diode drop below COM while the inductor current ramps to zero.

This action will charge the bootstrap capacitor in all cases but those wherein the inductor current is minute. During start-up when there is no current in the inductor, it is necessary to precharge the bootstrap capacitor. This can be accomplished in a number of ways, but one can simply turn on the lower MOSFET or IGBT long enough to charge up the capacitor. Voltage overshoot due to the resulting series RLC circuit will be clamped by the internal zener clamps and/or the substrate diode within the HIP2500. Alternatively, a small auxiliary MOSFET can be placed around the lower flyback diode and driven by an inverted LO gate drive signal. When the lower is turned "off", the auxiliary MOSFET will be turned "on" thereby supplying a charging path for the bootstrap capacitor.

The buck converter (Figure 2) is another possible application for the HIP2500. With this type of converter configuration, as soon as the HIP2500 bias supply power is applied, the bootstrap capacitor will be charged through the load impedance. After having waited for complete charging of the capacitor, it is then possible to operate the HIP2500 normally. Subsequent refreshing will occur each time the buck converter switch is turned off which it must do in order to refresh the bootstrap capacitor.

### Level Shifting Circuits

As shown in Figure 4, the high side channel input commands require level shifting from a level near COM to a level near that at which the high voltage tub is floating, which can be 500V. The on/off commands for the high side are transformed into narrow current source commands which sink current through burden resistors in the high side circuit. After squaring up these pulses they are "and" gated with the output from the under voltage circuit and latched before being sent to the driver section.

Switching  $dv/dt$  as high as 50V/ns is possible with the HIP2500. Also, when the upper switch is turned off, the short lived negative excursions of the  $V_S$  terminal due to so-called "forward recovery" and lead wire inductance in series with the upper and lower power switches will not cause problems with HIP2500 operation.

### Power Dissipation

Power dissipation in the HIP2500 results from static losses and switching losses. The static losses are due to the bias supply in both upper and lower driver sections and leakage losses in the high voltage level translation transistors. The sum of all these losses at 15V is approximately 19.5mW at +25°C. At +125°C these losses are not normally over 30mW.

The dynamic losses are due to low voltage and high voltage switching losses. The low voltage switching losses derive primarily from the upper and lower driver output stages. The energy required in charging and discharging the gate of the power switches must flow through the resistance in the gates of the power devices, the  $R_{DS(on)}$  of the driver output stage, and all of the lumped wiring and connection and supply sources resistances. The sharing of these resistances between the HIP2500 and the external source and switch devices must be known before an accurate calculation of losses can be attempted. The maximum total loss can easily be calculated once the PWM frequency, supply voltage and power device gate charge is known:

$$P_{\text{driver}} \cong 2 \cdot f_{\text{PWM}} \cdot Q_G \cdot V_{\text{CC}} \text{ Watts.}$$

The high voltage switching losses are due predominantly to the level translation transistors. These losses are a function of the PWM frequency, the level translation current and pulse width and the bus and  $V_{\text{CC}}$  voltages. The level translation power dissipation then is:

$$P_{\text{level trans.}} = f_{\text{PWM}} \cdot (V_S + V_{\text{CC}}) \cdot 8 \times 10^{-9} \text{ Watts}$$

$$P_{\text{TOTAL}} = P_{\text{STATIC}} + P_{\text{DRIVER}} + P_{\text{LEVEL TRANS}}$$

## HVIC/IGBT HALF-BRIDGE CONVERTER EVALUATION CIRCUIT

The HVIC high voltage integrated circuit is designed to drive n-channel IGBTs or MOSFETs in a half-bridge configuration up to 500V<sub>DC</sub>. Power supply and motor control inverters can be configured for voltages up to 230V<sub>AC</sub> using the HVIC, IGBTs and a few other components.

A few precautions should be taken in using the circuit. Lead lengths between the external power circuit (including gate and pilot leads), the 15V bypass capacitor (C<sub>DD</sub>), the bootstrap diode (D<sub>F</sub>) and capacitor (C<sub>F</sub>) and the HVIC should be minimized.

The basic components required to evaluate the features of the SP601 are shown in the simplified schematic. The recommended load is largely resistive so that the largest current component will flow through the IGBTs, IGT1 and IGT2.

The flyback diodes, D1 and D2, rated 8A, will carry a much smaller flyback current component. A small amount of load


inductance will cause the switching waveforms to simulate the conditions which would normally be observed with motor or transformer loads, while limiting the current carried by the lower rated flyback diodes in this circuit.

The values for R<sub>PUa</sub>, R<sub>PUB</sub>, etc., have been chosen to result in overcurrent trip at approximately 25Apk. At this level of current, heat sinking for the IGTs and flyback diodes is required. The series resistance of the upper and lower pilot resistor dividers would be approximately 1KΩ; the divider ratio should cause 0.1V at the tap at the desired trip current.

When first energizing your evaluation circuit, begin with a reduced bus voltage of about 20V<sub>DC</sub> to 30V<sub>DC</sub> to verify proper circuit operation before proceeding to higher voltages.

More specific information can be found in File Number 2428 and File Number 2429 Half-Bridge 500V<sub>DC</sub> Driver data sheets and in the Application Note, AN-8829.1.

### Simplified Schematic



HVIC - Harris Part # SP601 (Formerly GS601)

D1, 2 - Harris Part # RUR860

R<sub>PUa</sub>, R<sub>PLa</sub> - 910Ω, 1.8W

C1 - 0.1μF, 600V<sub>DC</sub>

IGT1, 2 - Harris Part # HGTA24N60D1C

D<sub>F</sub> - Harris Part # A114M

R<sub>PUB</sub>, R<sub>PLb</sub> - 68Ω, 1.8W

R<sub>L</sub> - 20Ω, 3KW 13-50

# POWER MOSFETS

# 14

## DIMENSIONAL OUTLINES AND MOUNTING HARDWARE


	PAGE
<b>DIMENSIONAL OUTLINES</b> .....	14-3
JEDEC TO-202 Modified .....	14-3
JEDEC TO-204AA .....	14-3
JEDEC TO-204AE .....	14-4
JEDEC TO-205AF .....	14-4
JEDEC TO-218AC .....	14-5
JEDEC MO-093 .....	14-5
JEDEC TO-220AB .....	14-6
JEDEC TO-220AC .....	14-6
JEDEC TS-001 .....	14-7
JEDEC TO-247 Style .....	14-7
4-Pin DIP .....	14-8
JEDEC TO-251AA .....	14-8
JEDEC TO-252AA .....	14-9
JEDEC TO-254AA .....	14-9
<b>MOUNTING HARDWARE</b> .....	14-10





## Dimensional Outlines


### JEDEC TO-202 MODIFIED



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	—	0.05	—	1.270	1
b	0.023	0.029	0.584	0.736	
b <sub>1</sub>	0.045	0.055	1.143	1.397	1
c	0.018	0.026	0.457	0.660	
E	0.130	0.150	3.302	3.810	
e	0.095	0.105	2.413	2.667	
e <sub>1</sub>	0.190	0.210	4.826	5.334	
G <sub>1</sub>	0.220	0.260	5.588	6.624	
G <sub>2</sub>	0.415	0.425	10.54	10.80	
H	0.330	0.380	8.382	9.652	
L	0.390	0.450	9.906	11.43	
L <sub>1</sub>	—	0.110	—	2.794	1, 2
Q <sub>1</sub>	0.039	0.050	0.990	1.270	
α <sub>1</sub>	—	50°	—	50°	1


- NOTES: 1. Package contour optional within dimensions specified.  
 2. Lead dimensions uncontrolled in this zone.

### JEDEC TO-204AA




SYMBOL	INCHES		MILLIMETERS		NOTE
	MIN.	MAX.	MIN.	MAX.	
A	0.250	0.450	6.4	11.4	
φb	0.038	0.043	0.966	1.092	
φD	—	0.875	—	22.22	
e	0.420	0.440	10.67	11.17	
e <sub>1</sub>	0.205	0.225	5.21	5.71	
F	—	0.135	—	3.42	
L	0.312	—	7.93	—	
φP	0.151	0.161	3.84	4.08	
q	1.187 BSC		30.15 BSC		
R	—	0.525	—	13.33	
R <sub>1</sub>	—	0.188	—	4.77	
s	0.655	0.675	16.64	17.14	

JEDEC TO-204AE



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	0.250	0.450	6.4	11.4	
phi b	0.057	0.063	1.45	1.60	
phi b <sub>1</sub>	0.141 NOM		3.58 NOM		
phi D	—	0.875	—	22.22	
e	0.420	0.440	10.67	11.17	
e <sub>1</sub>	0.205	0.225	5.21	5.71	
F	0.060	0.135	1.53	3.42	
L	0.440	0.480	11.18	12.19	
phi P	0.151	0.161	3.84	4.08	
q	1.187 BSC		30.15 BSC		
R	0.495	0.525	12.58	13.33	
R <sub>1</sub>	0.131	0.188	3.33	4.77	
s	0.655	0.675	16.64	17.14	

JEDEC TO-205AF




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
phi alpha	0.200 BSC		5.08 BSC		4
A	0.180	0.180	4.07	4.57	
phi b	0.016	0.021	0.41	0.53	5
phi b <sub>2</sub>	0.016	0.019	0.41	0.48	5
phi D	0.340	0.370	8.64	9.39	
phi D <sub>1</sub>	0.315	0.355	8.01	9.01	2
h	0.009	0.041	0.23	1.04	
j	0.028	0.034	0.72	0.86	
k	0.029	0.045	0.74	1.14	1
L	0.500	0.750	12.70	19.05	5
L <sub>1</sub>	—	0.050	—	1.27	5
L <sub>2</sub>	0.250	—	6.35	—	5
P	0.070	—	1.78	—	2
Q	—	0.050	—	1.27	3
alpha	45° NOMINAL				
beta	90° NOMINAL				

Notes:

1. Dimension k measured from phi D maximum.
2. phi D<sub>1</sub> shall not vary more than 0.010 in Zone P. This zone controlled for automatic handling.
3. Details of outline in this zone optional.
4. Leads at gauge plane 0.054-0.055 below seating plane shall be within 0.007 radius of positional tolerance at MMC relative to tab at MMC. Device may be measured by direct methods or by gauge and gauging procedure described on JEDEC gauge drawing GS-1.
5. phi b<sub>2</sub> applies between L<sub>1</sub> and L<sub>2</sub>. phi b applies between L<sub>2</sub> and L minimum. Diameter is uncontrolled in L<sub>1</sub> and beyond L minimum.




JEDEC TO-220AB



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.140	0.190	3.56	4.82	
b	0.015	0.040	0.38	1.02	
b <sub>1</sub>	0.045	0.070	1.14	1.77	
c <sub>1</sub>	0.014	0.022	0.36	0.56	
D	0.560	0.625	14.23	15.87	
E	0.380	0.420	9.66	10.66	
e	0.090	0.110	2.29	2.79	2
e <sub>1</sub>	0.190	0.210	4.83	5.33	2
E <sub>1</sub>	—	0.030	—	0.76	
F	0.020	0.055	0.51	1.39	
H <sub>1</sub>	0.230	0.270	5.85	6.85	
H <sub>2</sub>	—	0.165	—	4.19	
J <sub>1</sub>	0.080	0.115	2.04	2.92	
L	0.500	0.562	12.70	14.27	
L <sub>1</sub>	—	0.250	—	6.35	
φP	0.139	0.153	3.53	3.89	
Q	0.100	0.135	2.54	3.43	

- NOTES: 1. These dimensions are within allowable dimensions of revision J of JEDEC TO-220AB outline dated 3-24-87.  
 2. Position of lead to be measured 0.250-0.255 (6.350-6.477mm) from case.


JEDEC TO-220AC



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.140	0.190	3.56	4.82	
b	0.020	0.040	0.51	1.02	
b <sub>1</sub>	0.045	0.070	1.14	1.77	
c <sub>1</sub>	0.014	0.022	0.36	0.56	
D	0.560	0.625	14.23	15.87	
E	0.380	0.420	9.66	10.66	
E <sub>1</sub>	—	0.030	—	0.76	
e <sub>1</sub>	0.190	0.210	4.83	5.33	2
F	0.045	0.055	1.14	1.39	
H <sub>1</sub>	0.230	0.270	5.85	6.85	
H <sub>2</sub>	—	0.160	—	4.19	
J <sub>1</sub>	0.080	0.115	2.04	2.92	
L	0.500	0.562	12.70	14.27	
L <sub>1</sub>	—	0.250	—	6.35	
L <sub>2</sub>	—	0.110	—	2.79	
φP	0.139	0.153	3.53	3.89	
Q	0.100	0.135	2.54	3.43	


- NOTES: 1. These dimensions are within allowable dimensions of revision J of JEDEC TO-220AC outline dated 3-24-87.  
 2. Position of lead to be measured 0.250-0.255 inches (6.350-6.477mm) from case.

JEDEC TS-001



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	0.170	0.180	4.32	4.57	
b	0.470	0.500	11.94	12.70	
c	0.048	0.052	1.22	1.32	
$c_1$	0.016	0.020	0.41	0.51	
D	0.580	0.594	14.73	15.09	
$D_1$	0.330	0.350	8.38	8.89	
E	0.405	0.415	10.29	10.54	
$E_1$	0.28	0.32	0.71	0.81	
e	0.057	0.077	1.45	1.96	
L	0.530	0.575	13.46	14.61	
$\phi P$	0.139	0.149	3.53	3.78	
Q	0.107	0.117	2.72	2.97	

JEDEC TS-001 VERTICAL MOUNT (VM) LEADFORM




SYMBOL	INCHES			MILLIMETERS		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	0.160	-	0.190	4.06	-	4.83
A1	0.080	-	0.085	.03	-	2.16
b	0.029	-	0.039	0.74	0.99	-
c	0.014	-	0.024	0.36	0.61	-
D	0.575	-	0.625	14.61	-	15.88
E	0.390	-	0.410	9.90	-	10.42
$E_1$	-	0.200	-	-	5.08	-
e	0.062	0.072	-	1.57	1.83	-
$e_1$	0.129	0.139	-	3.28	3.53	-
$e_2$	-	0.030	-	-	0.76	-
F	0.048	-	0.052	1.22	-	1.32
H	-	0.245	-	-	6.22	-
H1	0.340	-	0.370	8.64	-	9.40
H2	-	0.160	-	-	4.06	-
J1	-	0.105	-	-	2.67	-
$j_2$	0.168	-	0.188	4.27	-	4.78
$j_3$	0.320	-	0.340	8.13	-	8.64
L	0.400	-	0.430	10.16	-	10.92
L1	0.600	-	0.620	15.24	-	15.75
L2	0.680	-	0.710	17.27	-	18.03
L3	0.825	-	0.845	20.96	-	21.46
L4	0.876	-	0.896	22.25	-	22.76
$\Phi P$	0.148	-	0.153	3.76	-	3.89
Q	-	0.107	-	-	2.72	-

TERMINAL CONNECTIONS

- Lead No. 1 - Gate
- Lead No. 2 - Current Sense
- Lead No. 3 - Drain
- Lead No. 4 - Source Kelvin
- Lead No. 5 - Source
- Mounting Flange - Drain

**JEDEC TS-001 HORIZONTAL MOUNT (HM) LEADFORM**




SYMBOL	INCHES			MILLIMETERS		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	0.160	-	0.190	4.06	-	4.83
A1	0.080	-	0.085	.03	-	2.16
b	0.029	-	0.039	0.74	0.99	-
c	0.014	-	0.024	0.36	0.61	-
D	0.575	-	0.625	14.61	-	15.88
E	0.390	-	0.410	9.90	-	10.42
E1	-	0.200	-	-	5.08	-
e	0.062	0.072	-	1.57	1.83	-
e1	0.129	0.139	-	3.28	3.53	-
e2	-	0.030	-	-	0.76	-
F	0.048	-	0.052	1.22	-	1.32
H	-	0.245	-	-	6.22	-
H1	0.340	-	0.370	8.64	-	9.40
H2	-	0.160	-	-	4.06	-
j1	-	0.105	-	-	2.67	-
j4	0.221	-	0.251	5.61	-	6.38
L5	0.726	-	0.746	18.44	-	18.95
L6	0.143	-	0.163	3.63	-	4.14
ΦP	0.148	-	0.153	3.76	-	3.89
Q	-	0.107	-	-	2.72	-

**TERMINAL CONNECTIONS**

- Lead No. 1 - Gate
- Lead No. 2 - Current Sense
- Lead No. 3 - Drain
- Lead No. 4 - Source Kelvin
- Lead No. 5 - Source
- Mounting Flange - Drain

**JEDEC TO-247 Style**




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.180	0.190	4.57	4.83	
A1	0.090	0.115	2.30	2.92	
b	0.046	0.056	1.17	1.42	
b1	0.060	0.083	1.52	2.11	
b2	0.095	0.105	2.41	2.67	
c	0.020	0.026	0.51	0.66	
D	0.800	0.820	20.32	20.83	
E	0.610	0.625	15.50	15.88	
e	0.219 BSC		5.56 BSC		
L	0.620	0.635	15.75	16.13	
L1	0.145	0.150	3.68	3.81	
φP	0.138	0.146	3.45	3.71	
φR	0.195	0.205	4.95	5.21	
S	0.210	0.220	5.33	5.59	

**NOTES:**

1. Lead dimension (without solder).
2. Add typically 0.006 inch for solder coating.
3. Lead and body finish uncontrolled in L1


### 4-PIN DIP



SYMBOL	INCHES		MILLIMETER		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	.300	-	7.62	-	
B	.100	NOM.	2.54	NOM.	
C	.013	.017	.34	.43	
D	.020	.024	.51	.60	
E	.035	.045	.89	1.14	
F	.140	.160	3.56	4.08	
G	.160	.180	4.07	4.57	
H	.194	.198	4.93	5.02	
J	.124	.134	3.15	3.40	
K	.034	.044	.87	1.11	
L	.238	.248	6.05	6.29	
M	0"	15"	0"	15"	
N	.085	.095	2.16	2.41	

NOTE: CONTROLLING DIMENSIONS: MILLIMETERS



### JEDEC TO-251AA



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.086	0.094	2.184	2.388	
A <sub>1</sub>	0.035	0.045	0.889	1.143	
b	0.027	0.033	0.686	0.838	
b <sub>1</sub>	0.033	0.040	0.838	1.016	
b <sub>2</sub>	0.205	0.215	5.207	5.461	
c	0.018	0.022	0.457	0.559	
c <sub>1</sub>	0.018	0.022	0.457	0.559	
D	0.235	0.245	5.969	6.223	
E	0.250	0.265	6.350	6.731	
e	0.090BSC		2.286BSC		
L	0.355	0.375	9.017	9.525	
L <sub>1</sub>	0.075	0.090	1.905	2.286	
L <sub>2</sub>	0.035	0.050	0.889	1.270	
L <sub>3</sub>	0.045	0.060	1.143	1.524	1

1. Lead dimension uncontrolled in L<sub>3</sub>.
2. Controlling dimension: inch.

**JEDEC TO-252AA**




**MINIMUM PAD SIZES RECOMMENDED FOR SURFACE-MOUNTED APPLICATIONS**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.086	0.094	2.184	2.388	
A <sub>1</sub>	0.035	0.045	0.889	1.143	
b	0.027	0.033	0.686	0.838	
b <sub>1</sub>	0.033	0.040	0.838	1.016	
b <sub>2</sub>	0.205	0.215	5.207	5.461	
c	0.018	0.022	0.457	0.559	
c <sub>1</sub>	0.018	0.022	0.457	0.559	
D	0.235	0.245	5.969	6.223	
D <sub>1</sub>	0.190	-	4.826	-	2
E	0.250	0.265	6.350	6.731	
E <sub>1</sub>	0.170	-	4.318	-	2
e	0.090 BSC		2.286 BSC		
e <sub>1</sub>	0.180 BSC		4.572 BSC		
H	0.370	0.410	9.398	10.41	
L	0.020 typ		0.508 typ		3
L <sub>1</sub>	0.025	0.040	0.635	1.016	
L <sub>2</sub>	0.035	0.050	0.889	1.270	
L <sub>3</sub>	0.045	0.060	1.143	1.524	1

1. Lead dimension uncontrolled in L<sub>3</sub>.
2. D<sub>1</sub> and E<sub>1</sub> establishes a minimum mounting surface for terminal 4.
3. L is the terminal length for soldering.
4. Controlling dimension: inch.

**JEDEC TO-254AA**




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	0.249	0.260	6.32	6.60	
A <sub>1</sub>	0.040	0.050	1.02	1.27	
A <sub>2</sub>	0.150 BSC		3.81 BSC		
Øb	0.035	0.045	0.89	1.14	
D	0.790	0.800	20.07	20.32	3
D <sub>1</sub>	0.535	0.545	13.59	13.84	
e	0.150 BSC		3.81 BSC		
E	0.535	0.545	13.59	13.84	3
L	1.195	1.236	30.35	31.40	
L <sub>1</sub>	0.665	0.685	16.89	17.40	
ØP	0.139	0.149	3.53	3.78	

**Notes:**

1. Refer to applicable symbol list.
2. Dimensioning and tolerancing per ANSI Y14.5.M. 1982.
3. Glass meniscus included in Dim. D and E.
4. Controlling dimension: Inch.




# Mounting Hardware




NOTE: MAXIMUM TORQUE APPLIED TO MOUNTING FLANGE IS 8 in./lbs. (0.09kgf/m)

Suggested mounting hardware for JEDEC TO-204AA




Suggested mounting hardware for JEDEC TO-204AE



NOTE: MAXIMUM TORQUE APPLIED TO MOUNTING FLANGE IS 8 in./lbs. (0.09kgf/m)

Suggested mounting hardware for JEDEC TO-218 and JEDEC MO-093



NOTE: MAXIMUM TORQUE APPLIED TO MOUNTING FLANGE IS 8 in.-lb. (0.09 kgf.m)

Suggested mounting hardware for JEDEC TO-220 and JEDEC TS-001

## Surface-Mounted Devices Mounting and Handling Considerations

**General** — Since the external epoxy portions of the TO-251AA and TO-252AA surface-mounted devices are much smaller than on conventional transistor packages, these devices are often more susceptible to high-temperature/high-humidity conditions. Thus, these surface-mounted devices should be coated or encapsulated when used in high-temperature/high-humidity environment.

**Preheating** — Both TO-251AA and TO-252AA "D-Pak" transistors must be preheated prior to being mounted on circuit boards. There are several methods of preheating, including use of an infrared heat panel, parabolic infrared lamp, or hot air circulation. Preheat the devices at 100-150°C for two minutes, raising the temperature as gradually as possible, since the device pellets may be damaged by an abrupt thermal shock.

**Soldering** — Both TO-251AA and TO-252AA transistors are specified for 250°C solder temperature for 20 seconds duration. It is important to use a solder with a melting temperature of 190°C or lower. In general, soldering conditions range from 220-240°C for 3-5 seconds.

When using molten solder in the metal mask method,

avoid uneven printing and deformation. Recommended uniform solder printing thickness is at least 200 $\mu$ m to ensure lead wire solderability.

When using a soldering iron to mount a device to the circuit board, care should be taken to avoid damage and/or dislocation of the device. (For this reason, soldering irons are recommended only for experimental or repair work.) For proper bonding, the soldering iron tip should be 1mm or less in diameter, and 250°C for 3 seconds or less. Never touch the epoxy package with the soldering iron.

Figures 1 and 2 show the relationship between soldering temperature and preheating time for various device mounting procedures.

**Flux removal** — After surface-mounted devices have been soldered to the circuit board/substrate, excess flux must be removed to prevent corrosion of the device and lead wires. Organic flux may be removed by rinsing; but inorganic flux must be cleaned with an olefin cleaner such as Freon TE or Di-Freon Solvent S3-E.




Fig. 1 — Solder dip method.




Fig. 2 — Reflow solder method.

## Surface-Mounted Devices Power Dissipation Considerations

Maximum power dissipation for the TO-251AA is 1W; however, when the TO-252AA is mounted directly to a ceramic substrate, the power dissipation is increased to

2-3W. Figure 3 illustrates the maximum power dissipation for either the D72F5T1 or the D73F5T1 transistor mounted to a ceramic substrate.




Fig. 3 —  $P_{D(max)}$  vs.  $T_A$  characteristics of either the D72F5T1 or D73F5T1 transistor mounted on a ceramic substrate.

Certain circuit designs (such as motor drives and flash circuits) require devices to be rated for transient conditions as well as for their overall power dissipation capability.

The relationship between maximum power dissipation and pulse width under transient conditions for typical TO-251AA devices is shown in figure 4.




Fig. 4 —  $P_D$  vs.  $T_A$  characteristics of D72F5T1 and D73F5T1 under transient conditions.



# POWER MOSFETS

# 15

## SALES OFFICES

A complete and current listing of all Harris Sales, Representative and Distributor locations worldwide is on 15-2 through 15-8.

### HARRIS HEADQUARTER LOCATIONS BY COUNTRY:

#### U.S. HEADQUARTERS

Harris Semiconductor  
1301 Woody Burke Road  
Melbourne, Florida 32902  
TEL: (407) 724-3000

#### EUROPEAN HEADQUARTERS

Harris Semiconductor  
Mercure Centre  
100 Rue de la Fusse  
1130 Brussels, Belgium  
TEL: (32) 2-246-21.11

#### SOUTH ASIA

Harris Semiconductor H.K. Ltd  
13/F Fourseas Building  
208-212 Nathan Road  
Tsimshatsui, Kowloon  
Hong Kong  
TEL: (852) 3-723-6339

#### NORTH ASIA

Harris K.K.  
Shinjuku NS Bldg. Box 6153  
2-4-1 Nishi-Shinjuku  
Shinjuku-Ku, Tokyo 163-08 Japan  
TEL: (81) 03-3345-8911

### POWER MOSFET PRODUCTS TECHNICAL ASSISTANCE AVAILABILITY:

<b>UNITED STATES</b>	<b>CALIFORNIA</b>	Costa Mesa . . . . .	714-433-0667
		San Jose . . . . .	408-922-0977
		Woodland Hills . . . . .	818-992-0686
	<b>FLORIDA</b>	Melbourne . . . . .	407-724-3551
	<b>GEORGIA</b>	Norcross . . . . .	404-447-9022
	<b>ILLINOIS</b>	Schaumburg . . . . .	708-240-3499
	<b>MASSACHUSETTS</b>	Burlington . . . . .	617-221-1850
	<b>NEW JERSEY</b>	Mt. Laurel . . . . .	609-727-1909
	<b>NEW YORK</b>	Great Neck . . . . .	516-829-9441
	<b>TEXAS</b>	Dallas . . . . .	214-733-0800
<b>INTERNATIONAL</b>	<b>FRANCE</b>	Paris . . . . .	33-1-346-54046
	<b>GERMANY</b>	Munich . . . . .	49-8-963-8130
	<b>HONG KONG</b>	Kowloon . . . . .	852-723-6339
	<b>ITALY</b>	Milano . . . . .	39-2-262-22141
	<b>JAPAN</b>	Tokyo . . . . .	81-03-345-8911
	<b>KOREA</b>	Seoul . . . . .	82-2-551-0931
	<b>UNITED KINGDOM</b>	Camberley . . . . .	44-2-766-86886

**ALABAMA**

**Harris Semiconductor**  
Suite 103  
Office Park South  
600 Boulevard South  
Huntsville, AL 35802  
TEL: (205)-883-2791  
FAX: 205 883 2861

**Giesting & Associates**  
Suite 15  
4835 University Square  
Huntsville, AL 35816  
TEL: (205) 830-4554  
FAX: 205 830 4699

**ARIZONA**

**Compass Marketing & Sales, Inc.**

11801 N. Tatum Blvd. #101  
Phoenix, AZ 85028  
TEL: (602) 996-0635  
FAX: 602 996 0586  
P.O. Box 65447  
Tucson, AZ 85728  
TEL: (602) 557-0580  
FAX: 602 557 0581

**CALIFORNIA**

**Harris Semiconductor**  
\* Suite 320  
1503 So. Coast Drive  
Costa Mesa, CA 92626  
TEL: (714) 433-0600  
FAX: 714 433 0682

**Harris Semiconductor**  
Suite 308  
5250 W. Century Blvd.  
Los Angeles, CA 90045  
TEL: (310) 649-4752  
FAX: 310 649 4804

**Harris Semiconductor**  
\* Suite 200  
2460 N. First St.  
San Jose, CA 95131  
TEL: (408) 922-0977  
FAX: 408 435 0312

**Harris Semiconductor**  
\* Suite 350  
6400 Canoga Ave.  
Woodland Hills, CA 91367  
TEL: (818) 992-0686  
FAX: 818 883 0136

**CK Associates**  
8333 Clairemont Mesa Blvd.  
Suite 102  
San Diego, CA 92111  
TEL: (619) 279-0420  
FAX: 619 279 7650

**Ewing Foley, Inc.**  
185 Linden Avenue  
Auburn, CA 95603  
TEL: 916-885-6591  
FAX: 916 885 6594

**Harris Microwave Semiconductor Products**

**Harris Microwave Semiconductor**  
1530 McCarthy Blvd.  
Milpitas, CA 95035  
TEL: (408) 433-2222  
TWX: 910 336 2247  
FAX: 408 432 3268

**Gray & Steward, Inc.**  
1054 Whispering Pines Dr.  
Scotts Valley, CA 95066  
TEL: (408) 439-8905  
FAX: 408 439 9001

**CANADA**

**Blakewood Electronic Systems, Inc.**  
1A - 12880 Bathgate Way  
Richmond, BC Canada  
Canada V6V 1Z4  
TEL: (604) 273-9910  
FAX: 604 273 1483

**Clark Hurman Associates**  
Unit 14  
20 Regan Road  
Brampton, Ontario  
Canada L7A 1C3  
TEL: (416) 840-6066  
FAX: 416 840-6091  
66 Colonnade Rd.  
Suite 205  
Nepean, Ontario  
Canada K2E 7K7  
TEL: (613) 727-5626  
FAX: 613 727 1707  
4 Chester  
Pointe Claire, Quebec  
Canada H9R 4H7  
TEL: (514) 426-0453  
FAX: 514 426 0455

**COLORADO**

**Compass Marketing**  
Suite 350D  
5600 So. Quebec St.  
Greenwood Village, CO 80111  
TEL: (303) 721-9663  
FAX: 303 721 0195

**CONNECTICUT**

**Advanced Tech Sales, Inc.**  
Westview Office Park  
Bldg. 2, Suite 1C  
850 N. Main Street Extension  
Wallingford, CT 06492  
TEL: (203) 284-0838  
FAX: 203 284 8232

**FLORIDA**

**Harris Semiconductor**  
\* 1301 Woody Burke Rd.  
Melbourne, FL 32902  
TEL: (407) 724-3576  
FAX 407 724 3130

**Harris Semiconductor**  
300 6th Avenue, North  
Indian Rocks Beach, FL 34635  
TEL: (813) 595-4030  
FAX: 813 595 5780

**GEORGIA**

**Giesting & Associates**  
\* Suite 108  
2434 Hwy. 120  
Duluth, GA 30136  
TEL: (404) 476-0025  
FAX: 404 476 2405

**ILLINOIS**

**Harris Semiconductor**  
\* Suite 600  
1101 Perimeter Dr.  
Schaumburg, IL 60173  
TEL: (708) 240-3480  
FAX: 708 619 1511  
**Oasis Sales**  
1101 Tonne Road  
Elk Grove Village, IL 60007  
TEL: (708) 640-1850  
FAX: 708 640 9432

**INDIANA**

**Harris Semiconductor**  
\* Suite 100  
11590 N. Meridian St.  
Carmel, IN 46032  
TEL: (317) 843-5180  
FAX: 317 843 5191  
**Giesting & Associates**  
370 Ridgepoint Dr.  
Carmel, IN 46032  
TEL: (317) 844-5222  
FAX: 317 844 5861

**IOWA**

**Advanced Technical Sales Inc.**  
375 Collins Road, NE  
Cedar Rapids, IA 52402  
TEL: (319) 393-8280  
FAX: 319 393 7258  
**Oasis Sales**  
Suite 203  
4905 Lakeside Dr., NE  
Cedar Rapids, IA 52214  
TEL: (319) 377-8738  
FAX: 319 377 8803

**KANSAS**

**Advanced Technical Sales, Inc.**  
Suite 8  
601 North Mur-Len  
Olathe, KS 66062  
TEL: (913) 782-8702  
FAX: 913 782 8641

**KENTUCKY**

**Giesting & Associates**  
212 Grayhawk Court  
Versailles, KY 40383  
TEL: (606) 873-2330  
FAX: 606 873 6233

**MARYLAND**

**New Era Sales, Inc.**  
678 Ritchie Highway  
Severna Park, MD 21146  
TEL: (410) 544-4100  
FAX: 410 544-6092

**MASSACHUSETTS**

**Harris Semiconductor**  
\* Suite 240  
3 Burlington Woods  
Burlington, MA 01803  
TEL: (617) 221-1850  
FAX: 617 221 1866

**Advanced Tech Sales**  
Suite 102  
348 Park Street  
Park Place West  
N. Reading, MA 01864  
TEL: (508) 664-0888  
FAX: 508 664 5503

**MICHIGAN**

**Harris Semiconductor**  
\* Suite 460  
27777 Franklin Rd.  
Southfield, MI 48034  
TEL: (313) 746-0800  
FAX: 313 746 0516

**Giesting & Associates**  
Suite 113  
34441 Eight Mile Rd.  
Livonia, MI 48152  
TEL: (313) 478-8106  
FAX: 313 477 6908  
6898 Curtis Dr.  
Coloma, MI 49038  
TEL: 616-468-4200  
FAX: 616 468 6511

1279 Skyhills N.E.  
Comstock Park, MI 49321  
TEL: (616) 784-9437  
FAX: 616 784 9438

**MINNESOTA**

**Oasis Sales**  
Suite 210  
7805 Telegraph Road  
Bloomington, MN 55438  
TEL: (612) 941-1917  
FAX: 612 941 5701

**MISSOURI**

**Advanced Technical Sales**  
13755 St. Charles Rock Rd.  
Bridgeton, MO 63044  
TEL: (314) 291-5003  
FAX: 314 291 7958

**NEW JERSEY**

**Harris Semiconductor**  
\* Suite 210 North  
6000 Midlantic Drive  
Mt. Laurel, NJ 08054  
TEL: (609) 727-1909  
FAX: 609 727 9099

\*Field Application Assistance Available

**Harris Semiconductor**

724 Route 202  
P.O. Box 591 M/S 13  
Somerville, NJ 08876  
TEL: (908) 685-6150  
FAX: 908 685-6140

**Tritek Sales, Inc.**

Suite 410  
One Cherry Hill  
Cherry Hill, NJ 08002  
TEL: (609) 667-0200  
FAX: 609 667 8741

**NEW MEXICO**

**Compass Mktg. & Sales, Inc.**

Suite 109  
4100 Osuna Rd., NE  
Albuquerque, NM 87109  
TEL: (505) 344-9990  
FAX: 505 345 4848

**NEW YORK**

**Harris Semiconductor**

Hampton Business Center  
1611 Rt. 9, Suite U3  
Wappingers Falls, NY 12590  
TEL: (914) 298-0413  
FAX: 914 298 0425

**Foster & Wager, Inc.**

69 Gouverneurs Lane  
Endicott, NY 13760  
TEL: (607) 748-5963  
FAX: 607 748 5965

42 Redspire Way  
East Amherst, NY 14051  
TEL: (716) 688-7864  
FAX: 716 688-7864

2511 Browncroft Blvd.  
Rochester, NY 14625  
TEL: (716) 385-7744  
FAX: 716 586 1359

7696 Mountain Ash  
Liverpool, NY 13090  
TEL: (315) 457-7954  
FAX: 315 457 7076

**Trionic Associates, Inc.**

320 Northern Blvd.  
Great Neck, NY 11021  
TEL: (516) 466-2300  
FAX: 516 466 2319

**Harris Microwave  
Semiconductor Products**

**KLM Garner**  
46 Clinton St.  
P.O. Box C  
Clark Mills, NY 13321  
TEL: (315) 853-6126  
FAX: 315 853 3011

111 Marsh Rd.  
Pittsford, NY 14534  
TEL: (716) 381-8350  
FAX: 716 385 2103

**NORTH CAROLINA**

**Harris Semiconductor**

4020 Stirrup Creek Dr.  
Building 2A, MS/2T08  
Durham, NC 27703  
TEL: (919) 549-3600  
FAX: 919 549 3660

**New Era Sales**

Suite 203  
1110 Navajo Dr.  
Raleigh, NC 27609  
TEL: (919) 878-0400  
FAX: 919 878 8514

**OHIO**

**Giesting & Associates**

P.O. Box 39398  
2854 Blue Rock Rd.  
Cincinnati, OH 45239  
TEL: (513) 385-1105  
FAX: 513 385 5069

Suite 521  
26250 Euclid Avenue  
Cleveland, OH 44132  
TEL: 216-261-9705  
FAX: 216 261 5624  
2159 Riverhill Rd.  
Columbus, OH 43221  
TEL: 614-459-4800  
FAX: 614 459 4801

**OKLAHOMA**

**Nova Marketing**

Suite 1339  
8125D East 51st Street  
Tulsa, OK 74145  
TEL: (800) 826-8557  
TEL: (918) 660-5105  
FAX: 918 665 3815

**OREGON**

**Northwest Marketing Assoc.**

Suite 330  
6975 SW Sandburg Road  
Portland, OR 97223  
TEL: (503) 620-0441  
FAX: 503 684 2541

**PENNSYLVANIA**

**Giesting & Associates**

471 Walnut Street  
Pittsburgh, PA 15238  
TEL: (412) 828-3553  
FAX: 412 828 3600

**TEXAS**

**Harris Semiconductor**

\* Suite 115  
17000 Dallas Parkway  
Dallas, TX 75248  
TEL: 214-733-0800  
FAX: 214 733 0819

**Nova Marketing**

Suite 174  
8350 Meadow Rd.  
Dallas, TX 75231  
TEL: (214) 750-6082  
FAX: 214 750 6068

Suite 180  
8310 Capitol of Texas Hwy.  
Austin, TX 78731  
TEL: (512) 343-2321  
FAX: 512 343-2487

Suite 206  
9207 Country Creek Rd.  
Houston, TX 77036  
TEL: (713) 988-6082  
FAX: 713 774 1014

**UTAH**

**Compass Marketing & Sales**

4001 South 700 East  
Suite 500  
Salt Lake City, UT 84107  
TEL: (801) 264-6606  
FAX: 801 264 6601

**WASHINGTON**

**Northwest Marketing Assoc.**

Suite 330N  
12835 Bel-Red Road  
Bellevue, WA 98005  
TEL: (206) 455-5846  
FAX: 206 451 1130

**WISCONSIN**

**Oasis Sales**

1305 N. Barker Rd.  
Brookfield, WI 53005  
TEL: (414) 782-6660  
FAX: 414 782 7921

\*Field Application Assistance Available

**North American Authorized Distributors**

**CORPORATE OFFICES**

**Arrow/Schweber**

25 Hub Dr.  
Melville, NY 11747  
TEL: (516) 391-1300  
FAX: 516 391 1644

**Almac Electronics Corp.**

14360 S.E. Eastgate Way  
Bellevue, WA 98007  
TEL: (206) 643-9992  
FAX: 206 643 9709

**Anthem**

1160 Ridderpark Dr.  
San Jose, CA 95131  
TEL: (408) 453-1200  
FAX: 408 441 4500

**EMC (Electronics Mktg Corp)**

1150 West Third Avenue  
Columbus, OH 43212  
TEL: (614) 299-4161  
FAX: 614 299 4121

**Falcon Electronics**

5 Higgins Dr.  
Milford, CT 06460  
TEL: (203) 878-5272  
FAX: 203 877 2010

**Gerber Electronics, Inc.**

128 Carnegie Row  
Norwood, MA 02062  
TEL: (617) 769-6000  
FAX: 617 766 8931

**Hall-Mark Electronics**

11333 Pagemill Rd.  
P.O. Box 222035  
Dallas, TX 75243  
TEL: (214) 343-5000  
FAX: 214 343 5988

**Hamilton/Avnet**

10950 W. Washington Blvd.  
Culver City, CA 90230  
TEL: (310) 558-2000  
FAX: 310 558 2809 (Mil)  
FAX: 310 558 2076 (Com)

**ITT Multicomponents**

300 North Rivermede Rd.  
Concord, Ontario  
Canada L4K 2Z4  
TEL: (416) 798-4884  
FAX: 416 798 4889

**Newark Electronics, Inc.**

4801 N. Ravenswood  
Chicago, IL 60640  
TEL: (312) 784-5100  
FAX: 312 784 5100 X3107

**Wyle Laboratories**

(Commercial & Military)  
3000 Bowers Avenue  
Santa Clara, CA 95051  
TEL: (408) 727-2500  
FAX: 408 727 5896

**Obsolete Products**

**Rochester Electronic**

10 Malcom Hoyt Drive  
Newburyport, MA 01950  
TEL: (508) 462-9332  
FAX: 508 462 9512

**ALABAMA**

**Arrow/Schweber**  
Huntsville  
TEL: (205) 837-6955  
**Hall-Mark**  
Huntsville  
TEL: (205) 837-8700  
**Hamilton/Avnet**  
Huntsville  
TEL: (205) 837-7210

**ARIZONA**

**Anthem**  
Tempe  
TEL: (602) 966-6600  
**Arrow/Schweber**  
Tempe  
TEL: (602) 431-0030  
**Hall-Mark**  
Phoenix  
TEL: (602) 437-1200  
**Hamilton/Avnet**  
Chandler  
TEL: (602) 961-6411  
**Wyle Laboratories**  
Phoenix  
TEL: (602) 437-2088

**CALIFORNIA**

**Anthem**  
Chatsworth  
TEL: (818) 700-1000  
E. Irvine  
TEL: (714) 768-4444  
Rocklin  
TEL: (916) 624-9744  
San Diego  
TEL: (619) 453-9005  
San Jose  
TEL: (408) 452-2287  
**Arrow/Schweber**  
Calabasas  
TEL: (818) 880-9686  
Irvine  
TEL: (714) 454-4372  
San Diego  
TEL: (619) 565-4800  
San Jose  
TEL: (408) 441-9700  
TEL: (408) 432-7171  
**Hall-Mark**  
Chatsworth  
TEL: (818) 773-4500  
Rocklin  
TEL: (916) 624-9781  
San Diego  
TEL: (619) 268-1201  
San Jose  
TEL: (408) 432-4000  
Irvine  
TEL: (714) 727-6000

**Hamilton/Avnet**  
Costa Mesa  
TEL: (714) 641-6111  
Costa Mesa  
TEL: (714) 641-4100  
Gardena  
TEL: (310) 217-2046  
Culver City  
TEL: (310) 558-2000  
Roseville  
TEL: (916) 781-6614  
San Diego  
TEL: (619) 571-7525  
Sunnyvale  
TEL: (408) 743-3300  
Woodland Hills  
TEL: (818) 700-6545  
**Wyle Laboratories**  
Calabasas  
TEL: (818) 880-9000  
Irvine  
TEL: (714) 863-9953  
Rancho Cordova  
TEL: (916) 638-5282  
San Diego  
TEL: (619) 565-9171  
Santa Clara  
TEL: (408) 727-2500

**CANADA**

**Arrow/Schweber**  
Burnaby, British Columbia  
TEL: (604) 421-2333  
Dorval, Quebec  
TEL: (514) 421-7411  
Napan, Ontario  
TEL: (613) 226-6903  
Mississauga, Ontario  
TEL: (416) 670-7769  
**Hamilton/Avnet**  
Burnaby, B.C.  
TEL: (604) 420-4101  
Mississauga, Ontario  
TEL: (416) 564-6060  
Nepean, Ontario  
TEL: (613) 727-7501  
St. Laurent, Quebec  
TEL: (514) 335-1000  
**ITT Multicomponents**  
Vancouver  
TEL: (604) 291-8866  
Calgary, Alberta  
TEL: (403) 273-2780  
Concord, Ontario  
TEL: (416) 798-4884  
Edmonton, Alberta  
TEL: (800) 332-8387  
V. St. Laurent, Quebec  
TEL: (514) 335-7697  
Nepean, Ontario  
TEL: (613) 596-6980  
Winnipeg, Manitoba  
TEL: (204) 786-8401

**COLORADO**

**Anthem**  
Englewood  
TEL: (303) 790-4500  
**Arrow/Schweber**  
Englewood  
TEL: (303) 799-0258  
**Hall-Mark**  
Englewood  
TEL: (303) 790-1662  
**Hamilton/Avnet**  
Englewood  
TEL: (303) 799-7800  
Colorado Springs  
TEL: (719) 637-0055  
**Wyle Laboratories**  
Thornton  
TEL: (303) 457-9953

**CONNECTICUT**

**Anthem**  
Waterbury  
TEL: (203) 575-1575  
**Arrow/Schweber**  
Wallingford  
TEL: (203) 265-7741  
**Falcon**  
Milford  
TEL: (203) 878-5272  
**Hall-Mark**  
Cheshire  
TEL: (203) 271-2844  
**Hamilton/Avnet**  
Danbury  
TEL: (203) 743-9799

**FLORIDA**

**Arrow/Schweber**  
Deerfield Beach  
TEL: (305) 429-8200  
Lake Mary  
TEL: (407) 333-9300  
**Hall Mark**  
Casselberry  
TEL: (407) 830-5855  
Largo  
(813) 541-7440  
Pompano Beach  
TEL: (305) 971-9280  
**Hamilton/Avnet**  
Ft. Lauderdale  
TEL: (305) 733-6300  
St. Petersburg  
TEL: (813) 573-3930  
Winter Park  
TEL: (407) 657-9018

**GEORGIA**

**Arrow/Schweber**  
Duluth  
TEL: (404) 497-1300  
**Hall-Mark**  
Duluth  
TEL: (404) 623-4400  
**Hamilton/Avnet**  
Duluth  
TEL: (404) 623-5475

**ILLINOIS**

**Anthem**  
Schaumburg  
TEL: (708) 884-0200  
**Arrow/Schweber**  
Itasca  
TEL: (708) 250-0500  
**Hall-Mark**  
Wood Dale  
TEL: (312) 860-3800  
**Hamilton/Avnet**  
Bensenville  
TEL: (708) 860-8566  
**Newark**  
Chicago  
TEL: (312) 784-5100

**INDIANA**

**Arrow/Schweber**  
Indianapolis  
TEL: (317) 299-2071  
**Hall-Mark**  
Indianapolis  
TEL: (317) 872-8875  
**Hamilton/Avnet**  
Carmel  
TEL: (317) 844-9333

**IOWA**

**Arrow/Schweber**  
Cedar Rapids  
TEL: (319) 395-7230  
**Hamilton/Avnet**  
Cedar Rapids  
TEL: (319) 362-4757

**KANSAS**

**Arrow/Schweber**  
Lenexia  
TEL: (913) 541-9542  
**Hall-Mark**  
Lenexa  
TEL: (913) 888-4747  
**Hamilton/Avnet**  
Lenexa  
TEL: (913) 541-7924

**KENTUCKY**

**Hamilton/Avnet**  
Lexington  
TEL: (606) 288-4911

**MARYLAND**

**Anthem**  
Columbia  
TEL: (410) 995-6640  
**Arrow/Schweber**  
Columbia  
TEL: (410) 596-7800  
**Falcon**  
Baltimore  
TEL: (410) 247-5800  
**Hall-Mark**  
Columbia  
TEL: (410) 988-9800  
**Hamilton/Avnet**  
Columbia  
TEL: (410) 995-3528



**MASSACHUSETTS**

**Anthem**  
Wilmington  
TEL: (508) 657-5170  
**Arrow/Schweber**  
Wilmington  
TEL: (508) 658-0900  
**Gerber**  
Norwood  
TEL: (617) 769-6000  
**Hall-Mark**  
Billerica  
TEL: (508) 667-0902  
**Hamilton/Avnet**  
Peabody  
TEL: (508) 531-7430

**MICHIGAN**

**Arrow/Schweber**  
Livonia  
TEL: (313) 462-2290  
**Hall-Mark**  
Livonia  
TEL: (313) 462-1205  
**Hamilton/Avnet**  
Novi  
TEL: (313) 347-4270  
Grandville  
TEL: (616) 531-0345

**MINNESOTA**

**Anthem**  
Eden Prairie  
TEL: (612) 944-5454  
**Arrow/Schweber**  
Eden Prairie  
TEL: (612) 941-5280  
**Hall-Mark**  
Bloomington  
TEL: (612) 941-2600  
**Hamilton/Avnet**  
Minnetonka  
TEL: (612) 932-0600

**MISSOURI**

**Arrow/Schweber**  
St. Louis  
TEL: (314) 567-6888  
**Hall-Mark**  
Earth City  
TEL: (314) 291-5350  
**Hamilton/Avnet**  
Chesterfield  
TEL: (314) 537-1600

**NEW HAMPSHIRE**

**Hamilton/Avnet**  
Manchester  
TEL: (603) 624-9400

**NEW JERSEY**

**Anthem**  
Pinebrook  
TEL: (201) 277-7960  
**Arrow/Schweber**  
Marlton  
TEL: (609) 596-8000

Pinebrook  
TEL: (201) 227-7880  
**Hall-Mark**  
Parsippany  
TEL: (201) 515-3000  
Moorestown  
TEL: (609) 235-1900  
**Hamilton/Avnet**  
Cherry Hill  
TEL: (609) 424-0100  
Parsippany  
TEL: (201) 515-5300

**NEW MEXICO**

**Hamilton/Avnet**  
Albuquerque  
TEL: (505) 765-1500

**NEW YORK**

**Anthem**  
Commack  
TEL: (516) 864-6600  
**Falcon**  
Hauppauge  
TEL: (516) 724-0980  
**Arrow/Schweber**  
Hauppauge  
TEL: (516) 231-1000  
Rochester  
TEL: (716) 427-0300  
**Hall-Mark**  
Fairport  
TEL: (716) 425-3300  
Ronkonkoma  
TEL: (516) 737-0600  
**Hamilton/Avnet**  
Syracuse  
TEL: (315) 434-2426  
Hauppauge  
TEL: (516) 434-7490  
Rochester  
TEL: (716) 475-9130  
Westbury  
TEL: (516) 997-6868

**NORTH CAROLINA**

**Arrow/Schweber**  
Raleigh  
TEL: (919) 876-3132  
**EMC**  
Charlotte  
(704) 394-6195  
**Hall-Mark**  
Raleigh  
TEL: (919) 878-0712  
**Hamilton/Avnet**  
Raleigh  
TEL: (919) 878-0819

**OHIO**

**Arrow/Schweber**  
Solon  
TEL: (216) 248-3990  
Centerville  
TEL: (513) 435-5563  
**EMC**  
Columbus  
TEL: (614) 299-4161

Highland Heights  
TEL: (216) 442-3441  
**Hall-Mark**  
Worthington  
TEL: (614) 888-3313  
Solon  
TEL: (216) 349-4632  
**Hamilton/Avnet**  
Dayton  
TEL: (513) 439-6700  
TEL: (513) 439-6721  
**Columbus**  
TEL: (614) 882-7389  
Solon  
TEL: (216) 349-5100

**OKLAHOMA**

**Arrow/Schweber**  
Tulsa  
TEL: (918) 252-7537  
**Hall-Mark**  
Tulsa  
TEL: (918) 254-6110  
**Hamilton/Avnet**  
Tulsa  
TEL: (918) 252-7297

**OREGON**

**Almac/Arrow**  
Beaverton  
TEL: (503) 629-8090  
**Anthem**  
Beaverton  
TEL: (503) 643-1114  
**Hamilton/Avnet**  
Beaverton  
(503) 627-0201  
**Wyle Laboratories**  
Beaverton  
TEL: (503) 643-7900

**PENNSYLVANIA**

**Anthem**  
Horsham  
TEL: (215) 443-5150  
**Arrow/Schweber**  
Pittsburgh  
TEL: (412) 963-6807  
**Hamilton/Avnet**  
Pittsburgh  
TEL: (412) 772-1861

**TEXAS**

**Arrow/Schweber**  
Austin  
TEL: (512) 835-4180  
Dallas  
TEL: (214) 380-6464  
Houston  
TEL: (713) 530-4700  
**Hall-Mark**  
Austin  
TEL: (512) 258-8848  
Dallas  
TEL: (214) 343-5000  
TEL: (214) 553-4300  
Houston  
TEL: (713) 781-6100

**Hamilton/Avnet**  
Austin  
TEL: (512) 832-4306  
Dallas  
TEL: (214) 404-9906  
Stafford  
TEL: (713) 274-9336  
**Wyle Laboratories**  
Austin  
TEL: (512) 345-8853  
Houston  
TEL: (713) 879-9953  
Richardson  
TEL: (214) 235-9953

**UTAH**

**Anthem**  
Salt Lake City  
TEL: (801) 973-8555  
**Arrow/Schweber**  
Salt Lake City  
TEL: (801) 973-6913  
**Hamilton/Avnet**  
Salt Lake City  
TEL: (801) 266-2022  
**Wyle Laboratories**  
West Valley  
TEL: (801) 974-9953

**WASHINGTON**

**Almac/Arrow**  
Bellevue  
TEL: (206) 643-9992  
Spokane  
TEL: (509) 924-9500  
**Anthem**  
Bothell  
TEL: (206) 483-1700  
**Hall-Mark**  
Seattle  
TEL: (206) 547-0415  
TEL: 1-800-548-3976  
FAX: 206 632 4814  
**Hamilton/Avnet**  
Redmond  
TEL: (206) 881-6697  
**Wyle Laboratories**  
Redmond  
TEL: (206) 881-1150

**WISCONSIN**

**Arrow/Schweber**  
Brookfield  
TEL: (414) 792-0150  
**Hall-Mark**  
New Berlin  
TEL: (414) 797-7844  
**Hamilton/Avnet**  
Waukesha  
TEL: (414) 784-4518

**South American  
Authorized Distributor**

**Graftec Electronic Sales Inc.**  
One Boca Place, Suite 305 East  
2255 Glades Road  
Boca Raton, Florida 33431  
TEL: (407) 994-0933  
FAX: 407 994-5518

**European Sales Headquarters**

**Harris Semiconductor**  
 Mercure Center  
 Rue de la Fusée, 100  
 1130 Brussels, Belgium  
 TEL: 32 2 246 21 11  
 FAX: 32 2 246 22 05  
 FAX: 32 2 246 22 06  
 TLX: 61566

**AUSTRIA**

**Transistor**  
**Vertriebsgesellschaft mbH**  
**& Co KG**  
 Auhofstrasse 41A  
 A - 1130 Vienna  
 TEL: 43 222 82 94 01 0  
 FAX: 43 222 82 64 40  
 TWX: 133738

**FINLAND**

**Teknokit OY**  
 Reinkalan Kartano  
 SF - 51200 Kangasniemi  
 TEL: 358 59 432031  
 FAX: 358 59 432367

**FRANCE**

\* **Harris Semiconductor SARL**  
 2-4, Avenue de l'Europe  
 78140 Velizy  
 TEL: 33 1 34 65 40 80 (Dist)  
 TEL: 33 1 34 65 40 27 (Sales)  
 FAX: 33 1 39 64 054  
 TLX: 697060  
**Unirep**  
 Z. I. De La Bonde 1BIS  
 Rue Marcel Paul  
 R - 91300 MASSY  
 TEL: 33 1 69 20 03 64  
 FAX: 33 1 69 20 00 61

**GERMANY**

\* **Harris Semiconductor GmbH**  
 Putzbrunnerstrasse 69  
 8000 Muenchen 83  
 TEL: 49 89 63813 0  
 FAX: 49 89 6376201  
 TLX: 529051  
**Harris Semiconductor GmbH**  
 Kieler strasse 55 - 59  
 2085 Quickborn  
 TEL: 49 4106 5002 04  
 FAX: 49 4106 68850  
 TLX: 211582  
**Harris Semiconductor GmbH**  
 Wegener Strasse, 5/1  
 7032 Sindelfingen  
 TEL: 49 7031 873 469  
 FAX: 49 7031 873 849  
 TLX: 7265431  
**Ecker Michelstadt GmbH**  
 Konigsberger Strasse, 2  
 D - 6120 Michelstadt  
 TEL: 49 6061 2233  
 FAX: 49 6061 5039  
 TWX: 4191630

**Erwin W. Hildebrandt**  
 Nieresch 32  
 D - 4405 Nottuln-Darup  
 TEL: 49 2502 6065  
 FAX: 49 2502 1889  
 TWX: 892565

**Fink Handelvertretung**  
 Margreider Platz  
 Laurinweg 1  
 D - 8012 Ottobrunn Bei  
 Muenchen  
 TEL: 49 89 6097 004  
 FAX: 49 89 6098 170  
 TWX: 529298

**ISRAEL**

**Aviv Electronics Ltd**  
 P.O. Box 58175  
 5, Arad Street  
 Ramat Hahayal  
 IS - Tel Aviv 61581  
 TEL: 972 3 544 7262  
 FAX: 972 3 544 7650  
 TWX: 33572

**ITALY**

\* **Harris SRL**  
 Viale Fulvio Testi, 126  
 20092 Cinisello Balsamo  
 TEL: 39 2 262 07 61  
 (Disti & OEM ROSE)  
 TEL: 39 2 240 95 01  
 (Disti & OEM Italy)  
 FAX: 39 2 248 66 20  
 39 2 262 22 158 (ROSE)  
 TWX: 324019

**PORTUGAL**

**Cristalonica Componentes**  
**De Radio E Televisao Lda**  
 Rua Bernardino Ribeiro, 25  
 P - 1100 Lisbon  
 TEL: 351 13 53 46 31  
 FAX: 351 13 56 17 55  
 TWX: 64119

**SPAIN**

**Elcos S. A.**  
 Loeches 1-3  
 SP - 28008 Madrid  
 TEL: 34 1 54175 10  
 FAX: 34 1 541 75 11

**SWEDEN**

**Martinson Elektronik AB**  
 Instrumentvagen 15  
 P.O. Box 9060  
 S - 126 09 Haegersten  
 TEL: 46 8 744 03 00  
 FAX: 46 8 744 34 03  
 TWX: 13077

**SWITZERLAND**

**BASIX fur Elektronik AG**  
 Hardturmstrasse 181  
 Postfach  
 CH - 8010 Zurich  
 TEL: 41 1 276 11 11  
 FAX: 41 1 276 12 34  
 TWX: 822966

**TURKEY**

**EMPA AS**  
 Elektronik Mamulleri  
 Pazarlama AS  
 Besyol Londra Asfalti  
 34630 Sefakoy/ Istanbul  
 TEL: 90 1 599 3050  
 FAX: 90 1 598 5353  
 TWX: 21137

**UNITED KINGDOM**

\* **Harris Semiconductor Ltd**  
 Riverside Way  
 Camberley  
 Surrey GU15 3YQ  
 TEL: 44 276 686 886  
 FAX: 44 276 682 323  
**Laser Electronics**  
 Ballynamoney  
 Greenore  
 Co. Louth, Ireland  
 TEL: 353 4273165  
 FAX: 353 4273518  
 TWX: 43679

\*Field Application Assistance Available

**S.M.D.**

182, Hall Lane  
 Aspull, Wigan  
 Lancs WN2 2SS  
 TEL: 44 942 54867  
 FAX: 44 942 525317

**Stuart Electronics Ltd.**  
 Phoenix House  
 Bothwell Road  
 Castlehill, Carlisle  
 Lanarkshire ML8 5UF  
 TEL: 44 555 51566  
 FAX: 44 555 51562  
 TWX: 777404

**YUGOSLAVIA**

**Avtothna**  
 P.O. Box 593  
 Celovska 175  
 YU - 61000 Ljubljana  
 TEL: 38 61 552 341  
 FAX: 38 61 191 112  
 TWX: 31639

**European Authorized Distributors**

**AUSTRIA**

**Transistor**  
**Vertriebsgesellschaft mbH**  
**& Co KG**  
 Auhofstrasse 41A  
 A - 1130 Vienna  
 TEL: 43 222 82 94 01 0  
 FAX: 43 222 82 64 40  
 TWX: 133738

**BELGIUM**

**Diode Belgium**  
 Keiberg II  
 Minervastraat, 14/B2  
 B-1930 Zaventem  
 TEL: 32 2 725 45 11  
 FAX: 32 2 725 46 60

\* **Inelco Components & Networks Company SA/NV**  
 Avenue des Croix de Guerre 94  
 B - 1120 Brussels  
 TEL: 32 2 244 28 11  
 FAX: 32 2 216 46 06  
 TWX: 64475

**DENMARK**

**Ditz Schweltzer A/S**  
 Vallensbaekvej 41  
 Postboks 5  
 DK - 2605 Brondby  
 TEL: 45 42 45 30 44  
 FAX: 45 42 45 92 05  
 TWX: 33257

**FINLAND**

**Yleiselektronikka OY**  
**Teleracas**  
 P.O. Box 63  
 Luomantokko, 6.  
 SF - 02201 Espoo  
 TEL: 358 0 452 16 22  
 FAX: 358 0 452 33 37

**FRANCE**

\* **Almex**  
 48 rue de l'Aubepine  
 Zone Industrielle  
 D'Antony-BP 102  
 F - 92160 Antony  
 TEL: 33 1 40 96 54 00  
 FAX: 33 1 46 66 60 28  
 TWX: 250067  
 \* **CCI Electronique**  
 5 Rue Marcelin Berthelot  
 Zone Industrielle D'Antony  
 BP 92  
 F - 92164 Antony Cedex  
 TEL: 33 1 46 66 21 82  
 FAX: 33 1 40 96 92 26  
 TWX: 203881

\* **Avnet RTF**  
 81 Rue Pierre Semard  
 F - 92320 Chatillon Sous  
 Bagneux  
 TEL: 33 1 49 65 27 00  
 FAX: 33 1 49 65 27 38  
 TWX: 632247

**\* Tekelec Airtronic**

Cite Des Bruyeres  
Rue Carle Vernet  
F - 92310 Sevres  
TEL: 33 1 46 23 24 25  
FAX: 33 1 45 07 21 91  
TWX: 634018

**Harris Semiconductor  
Chip Distributors**

**Hybritech CM (HCM)**  
7, Avenue Juliot Curie  
F - 17027 LA Rochelle Cedex  
TEL: 33 46 45 12 70  
FAX: 33 46 45 04 44  
TWX: 793034

**Edgetek**

Zai De Courtaboëuf  
Avenue Des Andes  
91952 Les Ulis Cedex  
TEL: 33 1 64 46 06 50  
FAX: 33 1 69 28 43 96  
TWX: 600333

**Eltek Semiconducteurs**

Z. A. De La Tuilerie  
B. P. 1077  
78204 Mantes-La-Jolie  
TEL: 33 1 34 77 16 16  
FAX: 33 1 34 77 95 79  
TWX: 699737

**GERMANY****Alfred Neye Enatechnik  
GmbH**

Schillerstrasse 14  
D - 2085 Quickborn  
TEL: 49 4106 61 20  
FAX: 49 4106 61 22 68  
TWX: 213590

**Bit-Electronic AG**

Dingolfinger Strasse 6  
Postfach 800245  
D - 8000 Muenchen 80  
TEL: 49 89 41 80 07 0  
FAX: 49 89 41 80 07 20  
TWX: 5212931

**ECS Hilmar Frehsdorf  
GmbH**

Electronic Components  
Service  
Carl-Zeiss Strasse 3  
D - 2085 Quickborn  
TEL: 49 4106 70050  
FAX: 49 4106 700537  
TWX: 213693

**Indeg Industrie Elektronik  
GmbH**

Postfach 1563  
Emil Kommerling Str. 5  
D - 6780 Pirmasens  
TEL: 49 6331 94 065  
FAX: 49 6331 94 064  
TWX: 452269

**Jermyn GmbH**

IM Dachsstueck 9  
D - 6250 Limburg 4  
TEL: 49 6431 508 0  
FAX: 49 6431 508 289  
TLX: 415257 0

**Sasco GmbH**

Hermann-Oberth Strasse 16  
D - 8011 Putzbrunn-  
Bei-Muenchen  
TEL: 49 89 46 110  
FAX: 49 89 46 11 270  
TWX: 529504

**Spoerle Electronic KG**

Max-Planck Strasse 1-3  
D - 6072 Dreieich  
1- Bei-Frankfurt  
TEL: 49 6103 30 48  
FAX: 49 6103 30 42 01  
TWX: 417972

**GREECE****Semicon Co.**

104 Aeolou Street  
GR - 10564 Athens  
TEL: 30 1 32 53 626  
FAX: 30 1 321 60 63  
TWX: 216684

**ISRAEL****Aviv Electronics Ltd**

P.O. Box 24190  
5, Arad Street  
Ramat Hahayal  
IS - Tel-Aviv 69710  
TEL: 972 3 544 7262  
FAX: 972 3 544 7650  
TWX: 33572

**ITALY****Eurelectronica SpA**

Via Enrico Fermi, 8  
I - 20090 Assago (MI)  
TEL: 39 2 488 00 22  
FAX: 39 2 488 02 75

**EBV Elektronik SRL**

Via Frova, 34  
F-20092 Cinisello Balsamo  
(MI)  
TEL: 39 2 660.17111  
FAX: 39 2 660.17020

**Lasi Elettronica SpA**

Viale Fulvio Testi 280  
I - 20126 Milano  
TEL: 39 2 66 10 13 70  
FAX: 39 2 66 10 13 85  
TWX: 352040

**Silverstar Ltd.**

Viale Fulvio Testi 280  
I - 20126 Milano  
TEL: 39 2 66 12 51  
FAX: 39 2 66 10 13 59  
TWX: 332189

**NETHERLANDS****\* Auriema Nederland BV**

Doornakkersweg, 26  
NL - 5642 MP Eindhoven  
TEL: 31 40 81 65 65  
FAX: 31 40 81 18 15  
TWX: 51992

**Diode Components BV**

Coltbaan 17  
NL - 3439 NG Nieuwegein  
TEL: 31 3402 3 59 24  
FAX: 31 3402 9 12 34

**NORWAY****Hans H. Schive A/S**

Undelstadia 27  
Postboks 185  
N - 1371 Asker  
TEL: 47 2 900 900  
FAX: 47 2 904 484  
TWX: 19124

**PORTUGAL****Cristalonica****Componentes De Radio E**

Televisao, Lda  
Rua Bernardim Ribeiro, 25  
P - 1100 Lisbon  
TEL: 351 13 53 46 31  
FAX: 351 13 56 17 55  
TWX: 64119

**SPAIN****Amltron S.A.**

Avenida Valladolid 47D BAJO  
SP - 28008 Madrid  
TEL: 34 1 542 09 06  
TEL: 34 1 547 93 13  
FAX: 34 1 248 79 58  
TWX: 45550

**EBV Elektronik S.A.**

Salvatierra 4  
SP - 28034 Madrid  
TEL: 34 1 358 18 35  
FAX: 34 1 729 37 52  
TWX: 23382

**SWEDEN****Martinsson Elektronik AB**

Instrumentvaegen 15  
Box 9060  
S - 126 09 Hagersten  
TEL: 46 8 744 03 00  
FAX: 46 8 774 34 03  
TWX: 13077

**SWITZERLAND****BASIX fur Elektronik AG**

Hardturmstrasse 181  
Postfach  
CH - 8010 Zurich  
TEL: 41 1 276 11 11  
FAX: 41 1 276 12 34  
TWX: 822966

**TURKEY.****EMPA**

Elektronik Mamulleri  
Pazarlama AS  
Besyol Londra Asfalti  
34630 Sefakoy/ Istanbul  
TEL: 90 1 599 3050  
FAX: 90 1 598 5353  
TWX: 21137

**UNITED KINGDOM****Avnet Access Ltd**

Jubilee House  
Jubilee Road  
Letchworth  
Hertfordshire SG6 1QH  
TEL: 44 462 480888  
FAX: 44 462 682467  
TWX: 826505

**ESD Distribution Ltd**

Edinburgh Way  
Harlow  
Essex CM20 2DE  
TEL: 44 279 626777  
FAX: 44 279 441687  
TWX: 818801

**Farnell Electronic****Components Ltd.**

Marketing & Purchasing Div.  
Armley Road, Leeds  
West Yorkshire LS12 2QQ  
TEL: 44 532 790101  
FAX: 44 532 633404  
TWX: 55147

**Jermyn Distribution**

Vestry Industrial Estate  
Sevenoaks  
Kent TN14 5EU  
TEL: 44 732 743743  
FAX: 44 732 451251  
TWX: 95142

**Macro Marketing Ltd**

Burnham Lane  
Slough, Berkshire SL1 6LN  
TEL: 44 628 604422  
FAX: 44 628 666873  
TWX: 847945

**Micornark Electronics Ltd.**

Boyn Valley Road  
Maidenhead  
Berkshire SL6 4DT  
TEL: 44 628 76176  
FAX: 44 628 783799  
TWX: 847397

**Thame Components**

Thame Park Rd.  
Thame, Oxfordshire OX9 3UQ  
TEL: 44 844 261188  
FAX: 44 844 261681  
TWX: 837917

**Harris Semiconductor  
Chip Distributors****Die Technology Ltd.**

Corbrook Rd.  
Chadderton  
Lancashire OL9 9SD  
TEL: 44 61 626 3827  
FAX: 44 61 627 4321  
TLX: 668570

**Eltek Semiconductor Ltd.**

Nelson Rd. Industrial Estate  
Dartmouth  
Devon TQ6 9NA  
TEL: 44 803 83 4455  
FAX: 44 803 83 3011

**Rood Technology**

Test House Mill Lane  
Alton  
Hampshire GU34 2QG  
TEL: 44 420 88022  
FAX: 44 420 87259  
TLX: 858456

\*Field Application Assistance  
Available

**NORTH ASIA**

**Sales Headquarters**

**JAPAN**

**Harris K.K.**

Shinjuku NS Bldg. Box 6153

2-4-1 Nishi-Shinjuku

Shinjuku-ku, Tokyo 163-08

Japan

TEL: 81-3-3345-8911

FAX: 81-3-3345-8910

**SOUTH ASIA**

**Sales Headquarters**

**HONG KONG**

**Harris Semiconductor H.K. Ltd.**

13/F Fourseas Building

208-212 Nathan Road

Tsimshatsui, Kowloon

TEL: 852-723-6339

FAX: 852-739-8946

TLX: 78043645

**AUSTRALIA**

**VSI Promark Electronics Pty Ltd**

16 Dickson Avenue

Artarmon NSW 2064

TEL: (61) 2-439-4655

FAX: (61) 2-439-6435

**KOREA**

**Harris Semiconductor YH**

RM #419-1 4TH FL.

Korea Air Terminal Bldg.

159-1, Sam Sung-Dong,

Kang Nam-ku, Seoul

135-728, Korea

TEL: 82-2-551-0931/4

FAX: 82-2-551-0930

**Inhwa Company, Ltd.**

3 Fir., Suh Kang Bldg.

#789-21, Yoksam-dong,

Kangnam-ku, Seoul

TEL: 822-554-7341

FAX: 822-557-5043

**SINGAPORE**

**Harris Semiconductor Pte Ltd.**

105 Boon Keng Road

#01-01 Singapore 1233

At: Sales Office

TEL: 65-291-0203

FAX: 65-293-4301

TLX: RS36460 RCASIN

**TAIWAN**

**Harris Semiconductor**

Room 1103

600 Ming Chuan East Road

Taipei

TEL: 886-2-716-9310

FAX: 886-2-715-3029

TLX: 78525174

**Asian Pacific Authorized Distributors**

**AUSTRALIA**

**VSI Promark Electronics Pty Ltd**

16 Dickson Avenue

Artarmon, NSW 2064

TEL: (61) 2-439-4655

FAX: (61) 2-439-6435

**HONG KONG**

**Dodwell Engineering**

7/F, Cavendish Centre

23 Yip Hing Street

Wong Chuk Hang

TEL: (852) 555-4633

FAX: (852) 873-0625

**Karin Electronic Supplies Co., Ltd.**

7F, Karin Bldg.

166 Wai Yip Street

Kwun Tong, Kowloon

TEL: (852) 389-8252

FAX: (852) 343-6479

**Means Come Ltd.**

Room 1007, Harbour Centre

8 Hok Cheung Street

Hung Hom, Kowloon

TEL: (852) 334-8188

FAX: (852) 334-8649

**Sunnice Electronics Co., Ltd.**

Flat F, 5/F, Everest Ind. Ctr.

396 Kwun Tong Road

Kowloon,

TEL: (852) 790-8073

FAX: (852) 763-5477

**Willas Co., Ltd.**

8F, Wing Tai Centre

12 Hing Yip Street

Kwun Tong, Kowloon

TEL: (852) 3414281

FAX: (852) 3431229

**Electrocon Products, Ltd.**

8F, Block B

Prosperity Centre

77 Container Port Road

Kwai Chung, N.T.

TEL: (852) 481-6022

FAX: (852) 481-5804

**JAPAN**

**Hakuto Co., Ltd.**

Toranomon Sangyo Bldg.

1-2-29, Toranomon

Minato-ku, Tokyo 105

TEL: 03-3225-8910

FAX: 03-3597-8975

**Macnica Inc.**

Hakusan High Tech Park

1-22-2, Hakusan

Midori-ku, Yokohama-shi,

Kanagawa 226

TEL: 045-939-6116

FAX: 045-939-6117

**Jepico Corp.**

Shinjuku Daiichi Seimei Bldg.

2-7-1, Nishi-Shinjuku

Shinjuku-ku, Tokyo 163

TEL: 03-3348-0611

FAX: 03-3348-0623

**Micron, Inc.**

Misuzu Bldg.

4-27-12, Sendagaya,

Shibuya-Ku, Tokyo 151

TEL: 03-3796-1860

FAX: 03-3796-1866

**Okura Electronics Co., Ltd.**

2-3-6, Ginza Chuo-ku,

Tokyo 104

TEL: 03-3564-6871

FAX: 03-3564-6870

**Takachiho Koheki Co., Ltd.**

1-2-8, Yotsuya

Shinjuku-ku, Tokyo 160

TEL: 03-3355-6696

FAX: 03-3357-5034

**KOREA**

**KumOh Electric Co., Ltd.**

203-1, Jangsa-Dong,

Chongro-ku, Seoul

TEL: 822-279-3614

FAX: 822-272-6496

**Inhwa Company, Ltd.**

3 Fir., Suh Kang Bldg.

#789-21, Yoksam-dong,

Kangnam-ku, Seoul

TEL: 822-554-7341

FAX: 822-557-5043

**NEW ZEALAND**

**Components and Instrumentation NZ, Ltd.**

Semple Street

Porirua, Wellington

P.O. Box 50-548

TEL: (64) 4-237-5632

FAX: (64) 4-237-8392

**PHILIPPINES**

**Crystalsem, Inc.**

216 Ortega Street

San Juan, Metro

Manila 3134

TEL: (632) 79-05-29

TLX: 722-22031 (IMCPH)

**SINGAPORE**

**B.B.S Electronics PTE, Ltd.**

1 Genting Link

#06-03 Perfect Indust. Bldg.

Singapore 1334

TEL: (65) 7488400

FAX: (65) 7488466

**Device Electronics PTE, Ltd.**

605B MacPherson Road

04-12 Citimac Ind. Complex

Singapore 1336

TEL: (65) 2886455

FAX: (65) 2879197

**TAIWAN**

**Galaxy Far East Corporation**

8F-6, No. 390, Sec. 1

Fu Hsing South Road

Taipei, Taiwan

TEL: 886-2-705-7266

FAX: 886-2-708-7901

**Acer Sertek Inc.**

3F, No. 135, Sec. 2

Chien Kuo N. Road

Taipei, Taiwan

TEL: (886) 2-501-0055

FAX: (886) 2-501-2521

**TECO Enterprise Co., Ltd.**

10FL., No. 292, Min-Sheng

W. Road, Taipei

Taiwan, ROC

TEL: (886) 2-521-9676

FAX: (886) 2-542-6006

**THAILAND**

**Grawinner Co., Ltd.**

226/227 Phahonyothin Rd.

Phyathai, Bangkok 10400

TEL: (662) 271-8742

FAX: (662) 271-2494



# ALPHA NUMERIC PRODUCT INDEX (Continued)

	PAGE
RFM3N50	4-590
RFM4N35	4-602
RFM4N40	4-602
RFM6N45	4-610
RFM6N50	4-610
RFM7N35	4-614
RFM7N40	4-614
RFM8N18	4-618
RFM8N18L	6-56
RFM8N20	4-618
RFM8N20L	6-56
RFM10N12	4-622
RFM10N12L	6-60
RFM10N15	4-622
RFM10N15L	6-60
RFM10N45	4-630
RFM10N50	4-630
RFM12N08	4-634
RFM12N08L	6-70
RFM12N10	4-634
RFM12N10L	6-70
RFM12N18	4-638
RFM12N20	4-638
RFM12N35	4-646
RFM12N40	4-646
RFM15N05	4-655
RFM15N05L	6-79
RFM15N06	4-655
RFM15N06L	6-79
RFM15N12	4-661
RFM15N15	4-661
RFM18N08	4-669
RFM18N10	4-669
RFM25N06	4-682
RFM5P12	5-153
RFM5P15	5-153
RFM6P08	5-157
RFM6P10	5-157
RFM8P08	5-166
RFM8P10	5-166
RFM10P12	5-170
RFM10P15	5-170
RFM12P08	5-174
RFM12P10	5-174
RFP2N08	4-578
RFP2N08L	6-40
RFP2N10	4-578
RFP2N10L	6-40
RFP2N12	4-582
RFP2N12L	6-44
RFP2N15	4-582
RFP2N15L	6-44
RFP2N18	4-586
RFP2N18L	6-48
RFP2N20	4-586
RFP2N20L	6-48

**1**  
 GENERAL  
 INFORMATION



# We're Backing You Up with Products, Support, and Solutions!

## Signal Processing

- Linear
- Custom Linear
- Data Conversion
- Interface
- Analog Switches
- Multiplexers
- Filters
- DSP
- Telecom

## Digital

- CMOS Microprocessors and Peripherals
- CMOS Microcontrollers
- CMOS Logic

## ASICs

- Full-Custom
- Analog Semicustom
- Mixed-Signal
- ASIC Design Software

## Power Products

- Power MOSFETs
- IGBTs
- Bipolar Discretes
- Transient Voltage Suppressors
- Power Rectifiers
- MOVs

## Intelligent Power

- Power ICs
- Power ASICs
- Hybrid Programmable Switches
- Full-Custom High Voltage ICs

## Microwave

- GaAs FETs
- GaAs MMICs
- Foundry Services

## Military/Aerospace Products

- Microprocessors and Peripherals
- Memories
- Analog ICs
- Digital ICs
- Discrete Power
  - Bipolar
  - MOSFETs
  - IGBTs
  - MCTs
  - Rectifiers
  - Modules
  - MOVs
- Rad-Hard

## Military/Aerospace Programs

- COMSEC Programs
- Strategic and Space Programs
- Military ASIC Programs

