

PHILIPS

Data handbook



Electronic
components
and materials

Semiconductors

Part 5 October 1980

Field-effect transistors

SEMICONDUCTORS

PART 5 - OCTOBER 1980

FIELD-EFFECT TRANSISTORS

DATA HANDBOOK SYSTEM
SEMICONDUCTOR INDEX

TYPE NUMBER SURVEY
SELECTION GUIDE

CECC APPROVED TYPES

GENERAL


J-FETS

MOS-FETS

SIGNETICS D-MOS FETS

SOLDERING RECOMMENDATIONS SOT-37
SOLDERING RECOMMENDATIONS SOT-103
ACCESSORIES





DATA HANDBOOK SYSTEM

Our Data Handbook System is a comprehensive source of information on electronic components, sub-assemblies and materials; it is made up of four series of handbooks each comprising several parts.

ELECTRON TUBES	BLUE
SEMICONDUCTORS	RED
INTEGRATED CIRCUITS	PURPLE
COMPONENTS AND MATERIALS	GREEN



The several parts contain all pertinent data available at the time of publication, and each is revised and reissued periodically.

Where ratings or specifications differ from those published in the preceding edition they are pointed out by arrows. Where application information is given it is advisory and does not form part of the product specification.

If you need confirmation that the published data about any of our products are the latest available, please contact our representative. He is at your service and will be glad to answer your inquiries.

This information is furnished for guidance, and with no guarantee as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part without the written consent of the publisher.

May 1980

ELECTRON TUBES (BLUE SERIES)

Starting in 1980, new part numbers and corresponding codes are being introduced. The former code of the preceding issue is given in brackets under the new code.

Part 1	February 1980	T1 02-80 (ET1a 12-75)	Tubes for r.f. heating
Part 2	April 1980	T2 04-80 (ET1b 08-77)	Transmitting tubes for communications
Part 2b	May 1978	ET2b 05-78	Microwave semiconductors and components Gunn, Impatt and noise diodes, mixer and detector diodes, backward diodes, varactor diodes, Gunn oscillators, sub-assemblies, circulators and isolators.
Part 3	June 1980	T3 06-80 (ET2a 11-77)	Klystrons, travelling-wave tubes, microwave diodes
Part 3	January 1975	ET3 01-75	Special Quality tubes, miscellaneous devices
Part 4	September 1980	T4 09-80 (ET2a 11-77)	Magnetrons
Part 5a	October 1979	ET5a 10-79	Cathode-ray tubes Instrument tubes, monitor and display tubes, C.R. tubes for special applications.
Part 5b	December 1978	ET5b 12-78	Camera tubes and accessories, image intensifiers
Part 6	July 1980	T6 07-80 (ET6 01-77)	Geiger-Müller tubes
Part 7a	March 1977	ET7a 03-77	Gas-filled tubes Thyratrons, industrial rectifying tubes, ignitrons, high-voltage rectifying tubes.
Part 7b	May 1979	ET7b 05-79	Gas-filled tubes Segment indicator tubes, indicator tubes, switching diodes, dry reed contact units.
Part 8	July 1979	ET8 07-79	Picture tubes and components Colour TV picture tubes, black and white TV picture tubes, monitor tubes, components for colour television, components for black and white television.
Part 9	June 1980	T9 06-80 (ET9 03-78)	Photo and electron multipliers Photomultiplier tubes, phototubes, single channel electron multipliers, channel electron multiplier plates.

SEMICONDUCTORS (RED SERIES)

Starting in 1980, new part numbers and corresponding codes are being introduced. The former code of the preceding issue is given in brackets under the new code.

Part 1	March 1980	S1 03-80 (SC1b 05-77)	Diodes Small-signal germanium diodes, small-signal silicon diodes, special diodes, voltage regulator diodes (< 1,5 W), voltage reference diodes, tuner diodes, rectifier diodes
Part 2	May 1980	S2 05-80 (SC1a 08-78)	Power diodes, thyristors, triacs Rectifier diodes, voltage regulator diodes (> 1,5 W), rectifier stacks, thyristors, triacs
Part 2	June 1979	SC2 06-79	Low-frequency power transistors
Part 3	January 1978	SC3 01-78	High-frequency, switching and field-effect transistors*
Part 3	April 1980	S3 04-80 (SC2 11-77, partly) (SC3 01-78, partly)	Small-signal transistors
Part 4a	December 1978	SC4a 12-78	Transmitting transistors and modules
Part 4b	September 1978	SC4b 09-78	Devices for optoelectronics Photosensitive diodes and transistors, light-emitting diodes, photocouplers, infrared sensitive devices, photoconductive devices
Part 4c	July 1978	SC4c 07-78	Discrete semiconductors for hybrid thick and thin-film circuits
Part 5	October 1980	S5 10-80 (SC3 01-78)	Field-effect transistors

* Wideband transistors will be transferred to SC3c. The old book SC3 01-78 should be kept until then.

INTEGRATED CIRCUITS (PURPLE SERIES)

Starting in 1980, new part numbers and corresponding codes are being introduced. The former code of the preceding issue is given in brackets under the new code. Books with the purple cover will replace existing red covered editions as each is revised.

Part 1	May 1980	IC1 04-80 (SC5b 03-77)	Bipolar ICs for radio and audio equipment
Part 2	May 1980	IC2 04-80 (SC5b 03-77)	Bipolar ICs for video equipment
Part 5a	November 1976	SC5a 11-76	Professional analogue integrated circuits
Part 4	October 1980	IC4 10-80 (SC6 10-77)	Digital integrated circuits LOCMOS HE4000B family
Part 6b	August 1979	SC6b 08-79	ICs for digital systems in radio and television receivers
Signetics integrated circuits			Bipolar and MOS memories 1979 Bipolar and MOS microprocessors 1978 Analogue circuits 1979 Logic - TTL 1978

COMPONENTS AND MATERIALS (GREEN SERIES)

Starting in 1980, new part numbers and corresponding codes are being introduced. The former code of the preceding issue is given in brackets under the new code.

Part 1	July 1979	CM1 07-79	Assemblies for industrial use PLC modules, high noise immunity logic FZ/30 series, NORbits 60-series, 61-series, 90-series, input devices, hybrid integrated circuits, peripheral devices
Part 3a	September 1978	CM3a 09-78	FM tuners, television tuners, surface acoustic wave filters
Part 3b	October 1978	CM3b 10-78	Loudspeakers
Part 4a	November 1978	CM4a 11-78	Soft Ferrites Ferrites for radio, audio and television, beads and chokes, Ferroxcube potcores and square cores, Ferroxcube transformer cores
Part 4b	February 1979	CM4b 02-79	Piezoelectric ceramics, permanent magnet materials
Part 6	April 1977	CM6 04-77	Electric motors and accessories Small synchronous motors, stepper motors, miniature direct current motors
Part 7	September 1971	CM7 09-71	Circuit blocks Circuit blocks 100 kHz-series, circuit blocks 1-series, circuit blocks 10-series, circuit blocks for ferrite core memory drive
Part 7a	January 1979	CM7a 01-79	Assemblies Circuit blocks 40-series and CSA70 (L), counter modules 50-series, input/output devices
Part 8	June 1979	CM8 06-79	Variable mains transformers
Part 9	August 1979	CM9 08-79	Piezoelectric quartz devices Quartz crystal units, temperature compensated crystal oscillators
Part 10	October 1980	C10 10-80	Connectors
Part 11	December 1979	CM11 12-79	Non-linear resistors Voltage dependent resistors (VDR), light dependent resistors (LDR), negative temperature coefficient thermistors (NTC), positive temperature coefficient thermistors (PTC)
Part 12	November 1979	CM12 11-79	Variable resistors and test switches
Part 13	December 1979	CM13 12-79	Fixed resistors
Part 14	April 1980	C14 04-80 (CM2b 02-78)	Electrolytic and solid capacitors
Part 15	May 1980	C15 05-80 (CM2b 02-78)	Film capacitors, ceramic capacitors, variable capacitors

INDEX OF TYPE NUMBERS

Data Handbooks S1 to S5

The inclusion of a type number in this publication does not necessarily imply its availability.

type no.	part	section	type no.	part	section	type no.	part	section
AA119	S1	PC	BAV18	S1	WD	BB212	S1	T
AA213	S1	GB	BAV19	S1	WD	BB405B	S1	T
AA215	S1	GB	BAV20	S1	WD	BB405G	S1	T
AA217	S1	GB	BAV21	S1	WD	BBY31	4c	Mm
AA218	S1	GB	BAV45	S1	Sp	BC107	S3	Sm
BA182	S1	T	BAV70	4c	Mm	BC108	S3	Sm
BA220	S1	WD	BAV99	4c	Mm	BC109	S3	Sm
BA221	S1	WD	BAW56	4c	Mm	BC140	S3	Sm
BA223	S1	T	BAW62	S1	WD	BC141	S3	Sm
BA243	S1	T	BAX12	S1	WD	BC146	S3	Sm
BA244	S1	T	BAX12A	S1	WD	BC147	S3	Sm
BA280	S1	T	BAX13	S1	WD	BC148	S3	Sm
BA314	S1	Vrg	BAX14A	S1	WD	BC149	S3	Sm
BA315	S1	Vrg	BAX16	S1	WD	BC157	S3	Sm
BA316	S1	WD	BAX17	S1	WD	BC158	S3	Sm
BA317	S1	WD	BAX18A	S1	WD	BC159	S3	Sm
BA318	S1	WD	BB105B	S1	T	BC160	S3	Sm
BA379	S1	T	BB105G	S1	T	BC161	S3	Sm
BA482	S1	T	BB106	S1	T	BC177	S3	Sm
BA483	S1	T	BB109G	S1	T	BC178	S3	Sm
BAS11	S1	WD	BB110B	S1	T	BC179	S3	Sm
BAS16	4c	Mm	BB110G	S1	T	BC200	S3	Sm
BAT17	4c	Mm	BB119	S1	T	BC264A	S5	FET
BAT18	4c	Mm	BB204B	S1	T	BC264B	S5	FET
BAV10	S1	WD	BB204G	S1	T	BC264C	S5	FET

FET = Field-effect transistors
 GB = Germanium gold bonded diodes
 Mm = Discrete semiconductors for hybrid thick and thin-film circuits
 PC = Germanium point contact diodes

Sm = Small-signal transistors
 Sp = Special diodes
 T = Tuner diodes
 Vrg = Voltage regulator diodes
 WD = Silicon whiskerless diodes

INDEX

type no.	part	section	type no.	part	section	type no.	part	section
BC264D	S5	FET	BCX53	4c	Mm	BD229	SC2	P
BC327	S3	Sm	BCX54	4c	Mm	BD230	SC2	P
BC328	S3	Sm	BCX55	4c	Mm	BD231	SC2	P
BC337	S3	Sm	BCX56	4c	Mm	BD232	SC2	P
BC338	S3	Sm	BCY30A	S3	Sm	BD233	SC2	P
BC368	S3	Sm	BCY31A	S3	Sm	BD234	SC2	P
BC369	S3	Sm	BCY32A	S3	Sm	BD235	SC2	P
BC375	S3	Sm	BCY33A	S3	Sm	BD236	SC2	P
BC376	S3	Sm	BCY34A	S3	Sm	BD237	SC2	P
BC546	S3	Sm	BCY56	S3	Sm	BD238	SC2	P
BC547	S3	Sm	BCY57	S3	Sm	BD291	SC2	P
BC548	S3	Sm	BCY58	S3	Sm	BD292	SC2	P
BC549	S3	Sm	BCY59	S3	Sm	BD293	SC2	P
BC550	S3	Sm	BCY70	S3	Sm	BD294	SC2	P
BC556	S3	Sm	BCY71	S3	Sm	BD295	SC2	P
BC557	S3	Sm	BCY72	S3	Sm	BD296	SC2	P
BC558	S3	Sm	BCY78	S3	Sm	BD329	SC2	P
BC559	S3	Sm	BCY79	S3	Sm	BD330	SC2	P
BC560	S3	Sm	BCY87	S3	Sm	BD331	SC2	P
BC635	S3	Sm	BCY88	S3	Sm	BD332	SC2	P
BC636	S3	Sm	BCY89	S3	Sm	BD333	SC2	P
BC637	S3	Sm	BD 131	SC2	P	BD334	SC2	P
BC638	S3	Sm	BD 132	SC2	P	BD335	SC2	P
BC639	S3	Sm	BD 133	SC2	P	BD336	SC2	P
BC640	S3	Sm	BD 135	SC2	P	BD337	SC2	P
BCW29;R	4c	Mm	BD 136	SC2	P	BD338	SC2	P
BCW30;R	4c	Mm	BD 137	SC2	P	BD433	SC2	P
BCW31;R	4c	Mm	BD 138	SC2	P	BD434	SC2	P
BCW32;R	4c	Mm	BD 139	SC2	P	BD435	SC2	P
BCW33;R	4c	Mm	BD 140	SC2	P	BD436	SC2	P
BCW69;R	4c	Mm	BD 181	SC2	P	BD437	SC2	P
BCW70;R	4c	Mm	BD 182	SC2	P	BD438	SC2	P
BCW71;R	4c	Mm	BD 183	SC2	P	BD645	SC2	P
BCW72;R	4c	Mm	BD201	SC2	P	BD646	SC2	P
BCX17;R	4c	Mm	BD202	SC2	P	BD647	SC2	P
BCX18;R	4c	Mm	BD203	SC2	P	BD648	SC2	P
BCX19;R	4c	Mm	BD204	SC2	P	BD649	SC2	P
BCX20;R	4c	Mm	BD226	SC2	P	BD650	SC2	P
BCX51	4c	Mm	BD227	SC2	P	BD651	SC2	P
BCX52	4c	Mm	BD228	SC2	P	BD652	SC2	P

FET = Field-effect transistors

Mm = Discrete semiconductors for hybrid thick and thin-film circuits

type no.	part	section	type no.	part	section	type no.	part	section
BD675	SC2	P	BDT63B	SC2	P	BDX66A	SC2	P
BD676	SC2	P	BDT63C	SC2	P	BDX66B	SC2	P
BD677	SC2	P	BDT91	SC2	P	BDX66C	SC2	P
BD678	SC2	P	BDT92	SC2	P	BDX67	SC2	P
BD679	SC2	P	BDT93	SC2	P	BDX67A	SC2	P
BD680	SC2	P	BDT94	SC2	P	BDX67B	SC2	P
BD681	SC2	P	BDT95	SC2	P	BDX67C	SC2	P
BD682	SC2	P	BDT96	SC2	P	BDX77	SC2	P
BD683	SC2	P	BDV64	SC2	P	BDX78	SC2	P
BD684	SC2	P	BDV64A	SC2	P	BDX91	SC2	P
BD933	SC2	P	BDV64B	SC2	P	BDX92	SC2	P
BD934	SC2	P	BDV65	SC2	P	BDX93	SC2	P
BD935	SC2	P	BDV65A	SC2	P	BDX94	SC2	P
BD936	SC2	P	BDV65B	SC2	P	BDX95	SC2	P
BD937	SC2	P	BDX35	SC2	P	BDX96	SC2	P
BD938	SC2	P	BDX36	SC2	P	BDY20	SC2	P
BD939	SC2	P	BDX37	SC2	P	BDY90	SC2	P
BD940	SC2	P	BDX42	SC2	P	BDY91	SC2	P
BD941	SC2	P	BDX43	SC2	P	BDY92	SC2	P
BD942	SC2	P	BDX44	SC2	P	BDY93	SC2	P
BD943	SC2	P	BDX45	SC2	P	BDY94	SC2	P
BD944	SC2	P	BDX46	SC2	P	BDY96	SC2	P
BD945	SC2	P	BDX47	SC2	P	BDY97	SC2	P
BD946	SC2	P	BDX62	SC2	P	BF115	S3	Sm
BD947	SC2	P	BDX62A	SC2	P	BF180	S3	Sm
BD948	SC2	P	BDX62B	SC2	P	BF181	S3	Sm
BD949	SC2	P	BDX62C	SC2	P	BF182	S3	Sm
BD950	SC2	P	BDX63	SC2	P	BF183	S3	Sm
BD951	SC2	P	BDX63A	SC2	P	BF194	S3	Sm
BD952	SC2	P	BDX63B	SC2	P	BF195	S3	Sm
BD953	SC2	P	BDX63C	SC2	P	BF196	S3	Sm
BD954	SC2	P	BDX64	SC2	P	BF197	S3	Sm
BD955	SC2	P	BDX64A	SC2	P	BF198	S3	Sm
BD956	SC2	P	BDX64B	SC2	P	BF199	S3	Sm
BDT62	SC2	P	BDX64C	SC2	P	BF200	S3	Sm
BDT62A	SC2	P	BDX65	SC2	P	BF240	S3	Sm
BDT62B	SC2	P	BDX65A	SC2	P	BF241	S3	Sm
BDT62C	SC2	P	BDX65B	SC2	P	BF245A	S5	FET
BDT63	SC2	P	BDX65C	SC2	P	BF245B	S5	FET
BDT63A	SC2	P	BDX66	SC2	P	BF245C	S5	FET

P = Low-frequency power transistors

Sm = Small-signal transistors

INDEX

type no.	part	section	type no.	part	section	type no.	part	section
BF246A	S5	FET	BF970	S3	Sm	BFS21A	S5	FET
BF246B	S5	FET	BF979	S3	Sm	BFS22A	4a	Tra
BF246C	S5	FET	BF981	S5	FET	BFS23A	4a	Tra
BF256A	S5	FET	BFQ10	S5	FET	BFS28	S5	FET
BF256B	S5	FET	BFQ11	S5	FET	BFT24	SC3	HFSW
BF256C	S5	FET	BFQ12	S5	FET	BFT25;R	4c	Mm
BF324	S3	Sm	BFQ13	S5	FET	BFT44	S3	Sm
BF336	S3	Sm	BFQ14	S5	FET	BFT45	S3	Sm
BF337	S3	Sm	BFQ15	S5	FET	BFT46	4c	Mm
BF338	S3	Sm	BFQ16	S5	FET	BFT92;R	4c	Mm
BF362	S3	Sm	BFQ17	4c	Mm	BFT93;R	4c	Mm
BF363	S3	Sm	BFQ18A	4c	Mm	BFW10	S5	FET
BF410A	S5	FET	BFQ19	4c	Mm	BFW11	S5	FET
BF410B	S5	FET	BFQ23	SC3	HFSW	BFW12	S5	FET
BF410C	S5	FET	BFQ24	SC3	HFSW	BFW13	S5	FET
BF410D	S5	FET	BFQ32	SC3	HFSW	BFW16A	SC3	HFSW
BF419	SC2	P	BFQ34	SC3	HFSW	BFW17A	SC3	HFSW
BF422	S3	Sm	BFQ42	4a	Tra	BFW30	SC3	HFSW
BF423	S3	Sm	BFQ43	4a	Tra	BFW45	SC3	HFSW
BF450	S3	Sm	BFR29	S5	FET	BFW61	S5	FET
BF451	S3	Sm	BFR30	4c	Mm	BFW92	SC3	HFSW
BF457	SC2	P	BFR31	4c	Mm	BFW93	SC3	HFSW
BF458	SC2	P	BFR49	SC3	HFSW	BFX29	S3	Sm
BF459	SC2	P	BFR53;R	4c	Mm	BFX30	S3	Sm
BF469	SC2	P	BFR54	S3	Sm	BFX34	S3	Sm
BF470	SC2	P	BFR64	SC3	HFSW	BFX84	S3	Sm
BF471	SC2	P	BFR65	SC3	HFSW	BFX85	S3	Sm
BF472	SC2	P	BFR84	S5	FET	BFX86	S3	Sm
BF480	S3	Sm	BFR90	SC3	HFSW	BFX87	S3	Sm
BF494	S3	Sm	BFR91	SC3	HFSW	BFX88	S3	Sm
BF495	S3	Sm	BFR92;R	4c	Mm	BFX89	SC3	HFSW
BF496	S3	Sm	BFR93;R	4c	Mm	BFY50	S3	Sm
BF550;R	4c	Mm	BFR94	SC3	HFSW	BFY51	S3	Sm
BF622	4c	Mm	BFR95	SC3	HFSW	BFY52	S3	Sm
BF623	4c	Mm	BFR96	SC3	HFSW	BFY55	S3	Sm
BF926	S3	Sm	BFS17;R	4c	Mm	BFY90	SC3	HFSW
BF936	S3	Sm	BFS18;R	4c	Mm	BGY22	4a	Tra
BF939	S3	Sm	BFS19;R	4c	Mm	BGY22A	4a	Tra
BF960	S5	FET	BFS20;R	4c	Mm	BGY23	4a	Tra
BF967	S3	Sm	BFS21	S5	FET	BGY23A	4a	Tra

FET = Field-effect transistors

HFSW = High-frequency and switching transistors

Mm = Discrete semiconductors for hybrid thick and thin-film circuits

P = Low-frequency power transistors

type no.	part	section	type no.	part	section	type no.	part	section
BGY32	4a	Tra	BLX68	4a	Tra	BRY39S	S3	Sm
BGY33	4a	Tra	BLX69A	4a	Tra	BRY39T	S2/S3	Th/Sm
BGY35	4a	Tra	BLX91A	4a	Tra	BRY56	S3	Sm
BGY36	4a	Tra	BLX92A	4a	Tra	BRY61	4c	Mm
BGY37	SC3	HFSW	BLX93A	4a	Tra	BSR12;R	4c	Mm
BLV10	4a	Tra	BLX94A	4a	Tra	BSR30	4c	Mm
BLV11	4a	Tra	BLX95	4a	Tra	BSR31	4c	Mm
BLV20	4a	Tra	BLX96	4a	Tra	BSR32	4c	Mm
BLV21	4a	Tra	BLX97	4a	Tra	BSR33	4c	Mm
BLW29	4a	Tra	BLX98	4a	Tra	BSR40	4c	Mm
BLW31	4a	Tra	BLY87A	4a	Tra	BSR41	4c	Mm
BLW32	4a	Tra	BLY87C	4a	Tra	BSR42	4c	Mm
BLW33	4a	Tra	BLY88A	4a	Tra	BSR43	4c	Mm
BLW34	4a	Tra	BLY88C	4a	Tra	BSR50	S3	Sm
BLW60	4a	Tra	BLY89A	4a	Tra	BSR51	S3	Sm
BLW60C	4a	Tra	BLY89C	4a	Tra	BSR52	S3	Sm
BLW64	4a	Tra	BLY90	4a	Tra	BSR56	4c	Mm
BLW75	4a	Tra	BLY91A	4a	Tra	BSR57	4c	Mm
BLW76	4a	Tra	BLY91C	4a	Tra	BSR58	4c	Mm
BLW77	4a	Tra	BLY92A	4a	Tra	BSR60	S3	Sm
BLW78	4a	Tra	BLY92C	4a	Tra	BSR61	S3	Sm
BLW79	4a	Tra	BLY93A	4a	Tra	BSR62	S3	Sm
BLW80	4a	Tra	BLY93C	4a	Tra	BSS38	S3	Sm
BLW81	4a	Tra	BLY94	4a	Tra	BSS50	S3	Sm
BLW82	4a	Tra	BPW22	4b	PDT	BSS51	S3	Sm
BLW83	4a	Tra	BPW34	4b	PDT	BSS52	S3	Sm
BLW84	4a	Tra	BPX25	4b	PDT	BSS60	S3	Sm
BLW85	4a	Tra	BPX29	4b	PDT	BSS61	S3	Sm
BLW86	4a	Tra	BPX40	4b	PDT	BSS62	S3	Sm
BLW87	4a	Tra	BPX41	4b	PDT	BSS63;R	4c	Mm
BLW95	4a	Tra	BPX42	4b	PDT	BSS64;R	4c	Mm
BLW98	4a	Tra	BPX47A	4b	PDT	BSS68	S3	Sm
BLX13	4a	Tra	BPX70	4b	PDT	BSV15	S3	Sm
BLX13C	4a	Tra	BPX71	4b	PDT	BSV16	S3	Sm
BLX14	4a	Tra	BPX72	4b	PDT	BSV17	S3	Sm
BLX15	4a	Tra	BPX94	4b	PDT	BSV52;R	4c	Mm
BLX39	4a	Tra	BPX95B	4b	PDT	BSV64	S3	Sm
BLX65	4a	Tra	BR100/03	S2	Th	BSV78	S5	FET
BLX66	4a	Tra	BR101	S3	Sm	BSV79	S5	FET
BLX67	4a	Tra	BRY39P	S3	Sm	BSV80	S5	FET

PDT = Photodiodes or transistors
Sm = Small-signal transistors

Th = Thyristors
Tra = Transmitting transistors and modules

INDEX

type no.	part	section	type no.	part	section	type no.	part	section
BSV81	S5	FET	BTY91 *	S2	Th	BY256	S2	R
BSW66A	S3	Sm	BU126	SC2	P	BY257	S2	R
BSW67A	S3	Sm	BU133	SC2	P	BY260 *	S2	R
BSW68A	S3	Sm	BU204	SC2	P	BY261 *	S2	R
BSX19	S3	Sm	BU205	SC2	P	BY277 *	S2	R
BSX20	S3	Sm	BU206	SC2	P	BY409	S1	R
BSX21	S3	Sm	BU207A	SC2	P	BY409A	S1	R
BSX45	S3	Sm	BU208A	SC2	P	BY438	S1	R
BSX46	S3	Sm	BU209A	SC2	P	BY448	S1	R
BSX47	S3	Sm	BU326	SC2	P	BY458	S1	R
BSX59	S3	Sm	BU326A	SC2	P	BY476	S1	R
BSX60	S3	Sm	BU426	SC2	P	BY477	S1	R
BSX61	S3	Sm	BU426A	SC2	P	BY478	S1	R
BSY95A	S3	Sm	BU433	SC2	P	BY509	S1	R
BT136 *	S2	Tri	BUW84	SC2	P	BYV21 *	S2	R
BT137 *	S2	Tri	BUW85	SC2	P	BYV30 *	S2	R
BT138 *	S2	Tri	BUX80	SC2	P	BYV92 *	S2	R
BT139 *	S2	Tri	BUX81	SC2	P	BYV95A	S1	R
BT151 *	S2	Th	BUX82	SC2	P	BYV95B	S1	R
BT152 *	S2	Th	BUX83	SC2	P	BYV95C	S1	R
BT153	S2	Th	BUX84	SC2	P	BYV96D,E	S1	R
BT154	S2	Th	BUX85	SC2	P	BYW19*	S2	R
BTW23 *	S2	Th	BUX86	SC2	P	BYW25	S2	R
BTW24 *	S2	Th	BUX87	SC2	P	BYW29 *	S2	R
BTW30S*	S2	Th	BY126M	S1	R	BYW30 *	S2	R
BTW31W*	S2	Th	BY127M	S1	R	BYW31 *	S2	R
BTW33 *	S2	Th	BY164	S2	R	BYW54	S1	R
BTW34 *	S2	Tri	BY179	S2	R	BYW55	S1	R
BTW38 *	S2	Th	BY184	S1	R	BYW56	S1	R
BTW40 *	S2	Th	BY206	S1	R	BYW92 *	S2	R
BTW41 *	S2	Tri	BY207	S1	R	BYW95A	S1	R
BTW42 *	S2	Th	BY208 *	S1	R	BYW95B	S1	R
BTW43 *	S2	Tri	BY210	S1	R	BYW95C	S1	R
BTW45 *	S2	Th	BY223	S2	R	BYW96D,E	S1	R
BTW47 *	S2	Th	BY224 *	S2	R	BYX10	S1	R
BTW92 *	S2	Th	BY225 *	S2	R	BYX22 *	S2	R
BTX18 *	S2	Th	BY226	S1	R	BYX25 *	S2	R
BTX94 *	S2	Tri	BY227	S1	R	BYX30 *	S2	R
BTY79 *	S2	Th	BY228	S1	R	BYX32 *	S2	R
BTY87 *	S2	Th	BY229 *	S2	R	BYX36 *	S1	R

* = series

FET = Field-effect transistors

GB = Germanium gold bonded diodes

I = Infrared devices

LED = Light-emitting diodes

Mm = Discrete semiconductors for hybrid thick and thin-film circuits

P = Low-frequency power transistors

PC = Germanium point contact diodes

Ph = Photoconductive devices

type no.	part	section	type no.	part	section	type no.	part	section
BYX38 *	S2	R	BZY88 *	S1	Vrg	ORP13	4b	I
BYX39 *	S2	R	BZY91 *	S2	Vrg	ORP23	4b	Ph
BYX42 *	S2	R	BZY93 *	S2	Vrg	ORP52	4b	Ph
BYX45 *	S2	R	BZY95 *	S2	Vrg	ORP60	4b	Ph
BYX46 *	S2	R	BZY96 *	S2	Vrg	ORP61	4b	Ph
BYX49 *	S2	R	CNY22	4b	PhC	ORP62	4b	Ph
BYX50 *	S2	R	CNY23	4b	PhC	ORP66	4b	Ph
BYX52 *	S2	R	CNY42	4b	PhC	ORP68	4b	Ph
BYX55 *	S1	R	CNY43	4b	PhC	ORP69	4b	Ph
BYX56 *	S2	R	CNY44	4b	PhC	OSB9110	S2	St
BYX71 *	S2	R	CNY46	4b	PhC	OSB9210	S2	St
BYX90	S1	R	CNY47	4b	PhC	OSB9310	S2	St
BYX91 *	S1	R	CNY47A	4b	PhC	OSB9410	S2	St
BYX94	S1	R	CNY48	4b	PhC	OSM9110	S2	St
BYX96 *	S2	R	CQY11B	4b	LED	OSM9210	S2	St
BYX97 *	S2	R	CQY11C	4b	LED	OSM9310	S2	St
BYX98 *	S2	R	CQY24A	4b	LED	OSM9410	S2	St
BYX99 *	S2	R	CQY46A	4b	LED	OSM9510	S2	St
BZV10	S1	Vrf	CQY47A	4b	LED	OSM9511	S2	St
BZV11	S1	Vrf	CQY49B	4b	LED	OSM9512	S2	St
BZV12	S1	Vrf	CQY49C	4b	LED	OSS9110	S2	St
BZV13	S1	Vrf	CQY50	4b	LED	OSS9210	S2	St
BZV14	S1	Vrf	CQY52	4b	LED	OSS9310	S2	St
BZV15 *	S2	Vrg	CQY54	4b	LED	OSS9410	S2	St
BZV46	S1	Vrg	CQY58	4b	LED	PH2369	S3	Sm
BZV85	S1	Vrg	CQY88	4b	LED	RPY58A	4b	Ph
BZW10	S2	TS	CQY89	4b	LED	RPY71	4b	Ph
BZW70 *	S2	TS	CQY94	4b	LED	RPY76A	4b	I
BZW86 *	S2	TS	CQY95	4b	LED	RPY82	4b	Ph
BZW91 *	S2	TS	CQY96	4b	LED	RPY84	4b	Ph
BZX61 *	S1	Vrg	CQY97	4b	LED	RPY85	4b	Ph
BZX70 *	S2	Vrg	OA47	S1	GB	RPY86	4b	I
BZX79 *	S1	Vrg	OA90	S1	PC	RPY87	4b	I
BZX84 *	4c	Mm	OA91	S1	PC	RPY88	4b	I
BZX87 *	S1	Vrg	OA95	S1	PC	RPY89	4b	I
BZX90	S1	Vrf	OA200	S1	WD	SD205	S5	FET
BZX91	S1	Vrf	OA202	S1	WD	SD210	S5	FET
BZX92	S1	Vrf	OM931	SC2	P	SD211	S5	FET
BZX93	S1	Vrf	OM961	SC2	P	SD212	S5	FET
BZX94	S1	Vrf	ORP10	4b	I	SD213	S5	FET

PhC = Photocouplers
 R = Rectifier diodes
 Sm = Small-signal transistors
 St = Rectifier stacks
 Th = Thyristors

Tri = Triacs
 TS = Transient suppressor diodes
 Vrf = Voltage reference diodes
 Vrg = Voltage regulator diodes
 WD = Silicon whiskerless diodes

INDEX

type no.	part	section	type no.	part	section	type no.	part	section
SD214	S5	FET	1N4448	S1	WD	2N3553	4a	Tra
SD215	S5	FET	1N5060	S1	R	2N3632	4a	Tra
SD217	S5	FET	1N5061	S1	R	2N3822	S5	FET
SD220	S5	FET	1N5062	S1	R	2N3823	S5	FET
SD222	S5	FET	2N918	SC3	HFSW	2N3866	4a	Tra
SD226	S5	FET	2N929	S3	Sm	2N3903	S3	Sm
SD304	S5	FET	2N930	S3	Sm	2N3904	S3	Sm
SD306	S5	FET	2N1613	S3	Sm	2N3924	4a	Tra
1N821	S1	Vrf	2N1711	S3	Sm	2N3926	4a	Tra
1N823	S1	Vrf	2N1893	S3	Sm	2N3927	4a	Tra
1N825	S1	Vrf	2N2218	S3	Sm	2N3966	S5	FET
1N827	S1	Vrf	2N2218A	S3	Sm	2N4030	S3	Sm
1N829	S1	Vrf	2N2219	S3	Sm	2N4031	S3	Sm
1N914	S1	WD	2N2219A	S3	Sm	2N4032	S3	Sm
1N916	S1	WD	2N2221	S3	Sm	2N4033	S3	Sm
1N3879	S2	R	2N2221A	S3	Sm	2N4091	S5	FET
1N3880	S2	R	2N2222	S3	Sm	2N4092	S5	FET
1N3881	S2	R	2N2222A	S3	Sm	2N4093	S5	FET
1N3882	S2	R	2N2297	S3	Sm	2N4123	S3	Sm
1N3889	S2	R	2N2368	S3	Sm	2N4124	S3	Sm
1N3890	S2	R	2N2369	S3	Sm	2N4347	SC2	P
1N3891	S2	R	2N2369A	S3	Sm	2N4391	S5	FET
1N3892	S2	R	2N2483	S3	Sm	2N4392	S5	FET
1N3899	S2	R	2N2484	S3	Sm	2N4393	S5	FET
1N3900	S2	R	2N2904	S3	Sm	2N4427	4a	Tra
1N3901	S2	R	2N2904A	S3	Sm	2N4856	S5	FET
1N3902	S2	R	2N2905	S3	Sm	2N4857	S5	FET
1N3903	S2	R	2N2905A	S3	Sm	2N4858	S5	FET
1N3909	S2	R	2N2906	S3	Sm	2N4859	S5	FET
1N3910	S2	R	2N2906A	S3	Sm	2N4860	S5	FET
1N3911	S2	R	2N2907	S3	Sm	2N4861	S5	FET
1N3912	S2	R	2N2907A	S3	Sm	2N5415	S3	Sm
1N3913	S2	R	2N3019	S3	Sm	2N5416	S3	Sm
1N4001			2N3020	S3	Sm	61SV	4b	I
to 4007	S1	R	2N3053	S3	Sm			
1N4148	S1	WD	2N3055	SC2	P			
1N4150	S1	WD	2N3375	4a	Tra			
1N4151	S1	WD	2N3439	S3	Sm			
1N4154	S1	WD	2N3440	S3	Sm			
1N4446	S1	WD	2N3442	SC2	P			


A = Accessories
 DH = Diecast heatsinks
 FET = Field-effect transistors

HE = Heatsink extrusions
 HFSW = High-frequency and switching transistors
 I = Infrared devices

type no.	part	section	type no.	part	section	type no.	part	section
56201c	SC2	A	56295	S2	A	56359c	SC2	A
56201d	SC2	A	56312	S2	DH	56359d	SC2	A
56201j	SC2	A	56313	S2	DH	56360a	SC2	A
56230	S2	HE	56314	S2	DH	56363	S2,SC2	A
56231	S2	HE	56315	S2	DH	56364	S2,SC2	A
56233	S2	A	56316	S2	A	56366	S2	A
56234	S2	A	56317	S2	A	56367	S2,SC2	A
56245	S3,4a	A	56318	S2	DH	56368a	SC2	A
56246	S2,S3	A	56319	S2	DH	56368b	SC2	A
56253	S2	DH	56326	SC2	A	56369	S2,SC2	A
56256	S2	DH	56333	SC2	A	56378	SC2	A
56261a	SC2	A	56334	S2	DH	56379	SC2	A
56262A	S2	A	56339	SC2	A			
56264A	S2	A	56348	S2	DH			
56268	S2	DH	56349	S2	DH			
56271	S2	DH	56350	S2	DH			
56278	S2	DH	56352	SC2	A			
56280	S2	DH	56353	SC2	A			
56290	S2	HE	56354	SC2	A			
56293	S2	HE	56359b	SC2	A			

P = Low-frequency power transistors
 R = Rectifier diodes
 Sm = Small-signal transistors

Tra = Transmitting transistors and modules
 Vrf = Voltage reference diodes
 WD = Silicon whiskerless diodes



TYPE NUMBER SURVEY

In this alphanumeric list we present all n-channel field-effect transistors mentioned in this handbook except the Signetics D-MOS-FETS.

type number	envelope	$\pm V_{DS}$ max. V	I_{DSS} mA	type number	envelope	$\pm V_{DS}$ max. V	I_{DSS} mA				
BC264A	TO-92 var.	30	2,0-4,5	BFW10	TO-72	30	8-20				
BC264B			3,5-6,5	BFW11			4-10				
BC264C			5,0-8,0	BFW12	TO-72		1-5				
BC264D			7,0-12,0	BFW13			0,2-1,5				
BF245A	TO-92 var.	30	2,0-6,5	BFW61	TO-72	25	2-20				
BF245B			6,0-15,0	BSV78			> 50				
BF245C			12-25	BSV79			> 20				
BF246A	TO-92 var.	25	30-80	BSV80	TO-18	40	> 10				
BF246B			60-140	BSV81			TO-72	30**	-		
BF246C			110-250	2N3822			TO-72	50	2-10		
BF256A	TO-92 var.	30	3-7	2N3823	TO-72	30	4-20				
BF256B			6-13	2N3966			TO-72	30	> 2		
BF256C			11-18	2N4091			TO-18	40	> 30		
BF410A	0,7-3,0	2N4092	> 15								
BF410B	2,5-7,0	2N4093	> 8								
BF410C	6-12	2N4391	> 50								
BF410D	TO-92 var.	20*	10-18	2N4392	TO-18	40	> 25				
BF960			SOT-103	4-20			2N4393	> 5			
BF981			SOT-103	4-25			2N4856	40	> 50		
BFQ10	TO-71	30	0,5-10	2N4857	TO-18	30	> 20				
BFQ11				2N4858			40	> 8			
BFQ12				2N4859			30	> 50			
BFQ13				2N4860			30	> 20			
BFQ14				2N4861			30	> 8			
BFQ15											
BFQ16											
BFR29				TO-72			30**	10-40			
BFR84	TO-72	20	20-55								
BFS21	SOT-52	30	> 1								
BFS21A	TO-72	20	-								
BFS28											

* Asymmetrical.

** V_{DB} .

CONVERSION LIST

N-channel junction FETS available in SOT-23 envelopes. For full data please refer to Handbook SC4c 07-78 to be superseded by Handbook S7 in the second half of 1980.

type number	marking code	nearest conventional type	V_{DS} V	I_{DSS} mA
BF510	S6	BF410A	20	0,7-3,0
BF511	S7	BF410B	20	2,5-7,0
BF512	S8	BF410C	20	6-12
BF513	S9	BF410D	20	10-18
BFR30	M1	BFW11	± 25	4-10
BFR31	M2	BFW12	± 25	1-5
BFT46	M3	BFW13	± 25	0,2-1,5
BSR56	M4	2N4856	± 40	50
BSR57	M5	2N4857	± 40	20-100
BSR58	M6	2N4858	± 40	8-80

N-channel junction field-effect transistors

type number	envelope	RATINGS			CHARACTERISTICS							remarks
		$\pm V_{DS}$	P_{tot} at T_{amb}		$-I_{GSS}$ max.	I_{DSS} min.-max.	$-V_{(P)GS}$ max.	$ Y_{fs} $ min.	C_{rs} typ.	F typ.	V_n max.	
		V	mW	$^{\circ}C$	nA	mA	V	$f = 1 \text{ kHz}$ mA/V	pF	dB	μV	
BC264A BC264B BC264C BC264D	TO-92 var.	30	300	25	10	2,0-4,5 3,5-6,5 5,0-8,0 7,0-12,0	$> 0,5$	2,5 3,0 3,5 4,0	1,2	0,5	—	hi-fi amplifiers and a.f. equipment
BF245A BF245B BF245C	TO-92 var.	30	300	75	5	2,0-6,5 6-15 12-25	8,0	3,0-6,5	1,1	1,5	—	d.c., l.f. and h.f. amp.
BF246A BF246B BF246C	TO-92	25	300	75	5	30-80 60-140 110-250	0,6-14,5	8	3,5	—	—	v.h.f. and u.h.f. amp. general purpose sw.
BF256A BF256B BF256C	TO-92 var.	30	300	75	5	3-7 6-13 11-18	—	4,5	0,7	7,5	—	v.h.f. and u.h.f. appl.
BF410A BF410B BF410C BF410D	TO-92 var.	20*	300	75	10	0,7-3,0 2,5-7,0 6-12 10-18	typ. 0,8 typ. 1,5 typ. 2,2 typ. 3,0	2,5 4,0 6,0 7,0	0,3	1,5	—	r.f. stages f.m. portables r.f. stages car radios r.f. stages mains radios mixer stages
BFW10 BFW11	TO-72	30	300	25	0,1	8-20 4-10	8 6	3,5-6,5 3,0-6,5	0,6	$< 2,5$	—	broad band up to 300 MHz and differential amp.
BFW12 BFW13	TO-72	30	150	110	0,1	1-5 0,2-1,5	2,5 1,2	2,0 1,0	$< 0,8$	—	0,5	low current-low voltage applications
BFW61	TO-72	25	300	25	1,0	2-20	8	2,0-6,5	$< 2,0$	—	—	general purpose amp.
2N3822	TO-72	50	300	25	0,1	2-10	6	3,0-6,5	$< 3,0$	< 5	—	general purpose h.f. amp.
2N3823	TO-72	30	300	25	0,5	4-20	8	3,5-6,5	$< 2,0$	$< 2,5$	—	industrial i.f./r.f. amp.

* Asymmetrical.





N-channel MOS-FETS

type number	envelope	RATINGS				CHARACTERISTICS							remarks
		V _{DB} V _{SB} V	V _{DS} V	P _{tot} at T _{amb} mW °C		± I _{GSS} max. pA	± I _{G1-SS} ± I _{G2-SS} max. nA	I _{DSS} mA	-V(P) _{GS} -V(P) _{G1-S} V	Y _{fs} f = 1 kHz min. mA/V	C _{rs} typ. fF	F max. dB	
BF960*	SOT-103	-	20	225	75	-	100	4-20	< 3,5	9	25	2,5	dual gate
BF981*	SOT-103	-	20	225	75	-	100	4-25	< 2,5	10	25	2,0	dual gate
BFR29	TO-72	30	-	200	25	10	-	10-40	< 4	6	< 700	5,0	insulated gate
BFR84*	TO-72	-	20	300	25	-	10	20-55	1,5-3,8	12	30	3,0	dual gate
BFS28	TO-72	-	20	200	25	-	1	-	-	8	25	4,0	dual gate

N-channel junction field-effect transistors for switching

type number	envelope	RATINGS			CHARACTERISTICS						
		± V _{DS} V	P _{tot} at T _{amb} (T _{case}) mW °C		-I _{GSS} (I _{SGO}) max. pA	I _{DSS} min. mA	-V(P) _{GS} max. V	r _{ds on} max. Ω	C _{rs} max. pF	t _{on} max. ns	t _{off} max. ns
BSV78	TO-18	40	350	25	250	50	11	25	5	10	10
BSV79						20	7,0	40		18	16
BSV80						10	5,0	60		30	32
2N3966	TO-72	30	300	25	100	2	6	220	1,5	120	100
2N4091	TO-18	40	1800	(25)	200	30	10	30	5	25	40
2N4092						15	7,0	50		35	60
2N4093						8	5,0	80		60	80
2N4391	TO-18	40	1800	(25)	100	50	10	30	3,5	20	20
2N4392						25	5,0	60		35	35
2N4393						5	3,0	100		15	50

* Protected against excessive input voltage surges.

N-channel junction field-effect transistors for switching

type number	envelope	RATINGS			CHARACTERISTICS					
		$\pm V_{DS}$ V	P_{tot} at T_{amb} mW °C	$-I_{GSS}$ max. pA	I_{DSS} min. mA	$-V(P)GS$ max. V	$r_{ds\ on}$ max. Ω	C_{rs} max. pF	t_{on} max. ns	t_{off} max. ns
2N4856	TO-18	40	360 25	250	50	10	25	8	9	25
2N4857		40			20	6	40		10	50
2N4858		40			8	4	60		20	100
2N4859		30			50	10	25		9	25
2N4860		30			20	6	40		10	50
2N4861		30			8	4	60		20	100

N-channel MOS-FET for switching

type number	envelope	RATINGS			CHARACTERISTICS					
		V_{DB} V_{SB} V	P_{tot} at T_{amb} mW °C	$\pm I_{GSS}$ max. pA	I_{DSX} I_{SDX} max. nA	$r_{ds\ on}$ max. Ω	$r_{DSo\ off}$ min. $G\Omega$	C_{rs} max. pF	C_{rd} max. pF	
BSV81	TO-72	30	200 25	10	1	100	10	0,5	0,5	





N-channel junction field-effect transistors for differential amplifiers

type number	envelope	RATINGS						CHARACTERISTICS						
		individual transistor			total device			individual transistor			total device			
		$\pm V_{DS}$	P_{tot} at T_{amb}		P_{tot} at T_{amb}		$-I_{GSS}$	I_{DSS}	$-V(P)GS$	$ \Delta V_{GS} $	$\frac{d\Delta V_{GS}}{dT}$	$\Delta \frac{1}{g_{fs}}$	$\Delta \frac{g_{os}}{g_{fs}}$	CMRR
	mW	°C	mW	°C	max. pA	mA	max. V	max. mV	max. $\mu V/K$	max. Ω	max. $\mu V/V$	min. dB		
BFQ10	TO-71	30	250	75	250	75	100	0,5-10	3,5	5	5	6	10	100
BFQ11										10	5	6	30	90
BFQ12										10	10	12	30	90
BFQ13										10	20	12	30	90
BFQ14										15	20	12	30	90
BFQ15										20	40	20	30	90
BFQ16	SOT-52	30	300	25	30	100	-	> 1	6	50	50	30	100	80
BFS21										20	75	15	1000	60
BFS21A										10	40	7,5	500	66

CECC APPROVED TYPES



Products approved to CECC, available on request.

BSV78 }
BSV79 } also available to CECC 50 012-011.
BSV80 }

BSV81 also available to CECC 50 012-010



GENERAL

Type designation
Rating systems
Letter symbols
s-parameters



PRO ELECTRON TYPE DESIGNATION CODE FOR SEMICONDUCTOR DEVICES

This type designation code applies to discrete semiconductor devices — as opposed to integrated circuits —, multiples of such devices and semiconductor chips.

A basic type number consists of:

TWO LETTERS FOLLOWED BY A SERIAL NUMBER

FIRST LETTER

The first letter gives information about the material used for the active part of the devices.

- A. GERMANIUM or other material with band gap of 0,6 to 1,0 eV.
- B. SILICON or other material with band gap of 1,0 to 1,3 eV.
- C. GALLIUM-ARSENIDE or other material with band gap of 1,3 eV or more.
- R. COMPOUND MATERIALS (e.g. Cadmium-Sulphide).

SECOND LETTER

The second letter indicates the function for which the device is primarily designed.

- A. DIODE; signal, low power
- B. DIODE; variable capacitance
- C. TRANSISTOR; low power, audio frequency ($R_{th j-mb} > 15 \text{ }^\circ\text{C/W}$)
- D. TRANSISTOR; power, audio frequency ($R_{th j-mb} \leq 15 \text{ }^\circ\text{C/W}$)
- E. DIODE; tunnel
- F. TRANSISTOR; low power, high frequency ($R_{th j-mb} > 15 \text{ }^\circ\text{C/W}$)
- G. MULTIPLE OF DISSIMILAR DEVICES — MISCELLANEOUS; e.g. oscillator
- H. DIODE; magnetic sensitive
- L. TRANSISTOR; power, high frequency ($R_{th j-mb} \leq 15 \text{ }^\circ\text{C/W}$)
- N. PHOTO-COUPLER
- P. RADIATION DETECTOR; e.g. high sensitivity phototransistor
- Q. RADIATION GENERATOR; e.g. light-emitting diode (LED)
- R. CONTROL AND SWITCHING DEVICE; e.g. thyristor, low power ($R_{th j-mb} > 15 \text{ }^\circ\text{C/W}$)
- S. TRANSISTOR; low power, switching ($R_{th j-mb} > 15 \text{ }^\circ\text{C/W}$)
- T. CONTROL AND SWITCHING DEVICE; e.g. thyristor, power ($R_{th j-mb} \leq 15 \text{ }^\circ\text{C/W}$)
- U. TRANSISTOR; power, switching ($R_{th j-mb} \leq 15 \text{ }^\circ\text{C/W}$)
- X. DIODE; multiplier, e.g. varactor, step recovery
- Y. DIODE; rectifying, booster
- Z. DIODE; voltage reference or regulator (transient suppressor diode, with third letter W)

TYPE DESIGNATION

SERIAL NUMBER

Three figures, running from 100 to 999, for devices primarily intended for consumer equipment. One letter (Z, Y, X, etc.) and two figures, running from 10 to 99, for devices primarily intended for industrial/professional equipment.

This letter has no fixed meaning except W, which is used for transient suppressor diodes.

VERSION LETTER

It indicates a minor variant of the basic type either electrically or mechanically. The letter never has a fixed meaning, except letter R, indicating reverse voltage, e.g. collector to case or anode to stud.

SUFFIX

Sub-classification can be used for devices supplied in a wide range of variants called associated types. Following sub-coding suffixes are in use:

1. VOLTAGE REFERENCE and VOLTAGE REGULATOR DIODES: *ONE LETTER and ONE NUMBER*

The LETTER indicates the nominal tolerance of the Zener (regulation, working or reference) voltage

- A. 1% (according to IEC 63: series E96)
- B. 2% (according to IEC 63: series E48)
- C. 5% (according to IEC 63: series E24)
- D. 10% (according to IEC 63: series E12)
- E. 20% (according to IEC 63: series E6)

The number denotes the typical operating (Zener) voltage related to the nominal current rating for the whole range.

The letter 'V' is used instead of the decimal point.

2. TRANSIENT SUPPRESSOR DIODES: *ONE NUMBER*

The NUMBER indicates the maximum recommended continuous reversed (stand-off) voltage V_R . The letter 'V' is used as above.

3. CONVENTIONAL and CONTROLLED AVALANCHE RECTIFIER DIODES and THYRISTORS: *ONE NUMBER*

The NUMBER indicates the rated maximum repetitive peak reverse voltage (V_{RRM}) or the rated repetitive peak off-state voltage (V_{DRM}), whichever is the lower. Reversed polarity is indicated by letter R, immediately after the number.

4. RADIATION DETECTORS: *ONE NUMBER*, preceded by a hyphen (-)

The NUMBER indicates the depletion layer in μm . The resolution is indicated by a version LETTER.

5. ARRAY OF RADIATION DETECTORS and GENERATORS: *ONE NUMBER*, preceded by a stroke (/).

The NUMBER indicates how many basic devices are assembled into the array.

RATING SYSTEMS

The rating systems described are those recommended by the International Electrotechnical Commission (IEC) in its Publication 134.

DEFINITIONS OF TERMS USED

Electronic device. An electronic tube or valve, transistor or other semiconductor device.

Note

This definition excludes inductors, capacitors, resistors and similar components.

Characteristic. A characteristic is an inherent and measurable property of a device. Such a property may be electrical, mechanical, thermal, hydraulic, electro-magnetic, or nuclear, and can be expressed as a value for stated or recognized conditions. A characteristic may also be a set of related values, usually shown in graphical form.

Bogey electronic device. An electronic device whose characteristics have the published nominal values for the type. A bogey electronic device for any particular application can be obtained by considering only those characteristics which are directly related to the application.

Rating. A value which establishes either a limiting capability or a limiting condition for an electronic device. It is determined for specified values of environment and operation, and may be stated in any suitable terms.

Note

Limiting conditions may be either maxima or minima.

Rating system. The set of principles upon which ratings are established and which determine their interpretation.

Note

The rating system indicates the division of responsibility between the device manufacturer and the circuit designer, with the object of ensuring that the working conditions do not exceed the ratings.

ABSOLUTE MAXIMUM RATING SYSTEM

Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any electronic device of a specified type as defined by its published data, which should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other electronic devices in the equipment.

The equipment manufacturer should design so that, initially and throughout life, no absolute maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variations, signal variation, environmental conditions, and variations in characteristics of the device under consideration and of all other electronic devices in the equipment.

DESIGN MAXIMUM RATING SYSTEM

Design maximum ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking responsibility for the effects of changes in operating conditions due to variations in the characteristics of the electronic device under consideration.

The equipment manufacturer should design so that, initially and throughout life, no design maximum value for the intended service is exceeded with a bogey device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, variation in characteristics of all other devices in the equipment, equipment control adjustment, load variation, signal variation and environmental conditions.

DESIGN CENTRE RATING SYSTEM

Design centre ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under normal conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device in average applications, taking responsibility for normal changes in operating conditions due to rated supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in the characteristics of all electronic devices.

The equipment manufacturer should design so that, initially, no design centre value for the intended service is exceeded with a bogey electronic device in equipment operating at the stated normal supply voltage.

LETTER SYMBOLS FOR TRANSISTORS AND SIGNAL DIODES

based on IEC Publication 148

LETTER SYMBOLS FOR CURRENTS, VOLTAGES AND POWERS

Basic letters

The basic letters to be used are:

I, i = current
V, v = voltage
P, p = power.

Lower-case basic letters shall be used for the representation of instantaneous values which vary with time.

In all other instances upper-case basic letters shall be used.

Subscripts

A, a	Anode terminal
(AV), (av)	Average value
B, b	Base terminal, for MOS devices: Substrate
(BR)	Breakdown
C, c	Collector terminal
D, d	Drain terminal
E, e	Emitter terminal
F, f	Forward
G, g	Gate terminal
K, k	Cathode terminal
M, m	Peak value
O, o	As third subscript: The terminal not mentioned is open circuited
R, r	As first subscript: Reverse. As second subscript: Repetitive.
	As third subscript: With a specified resistance between the terminal not mentioned and the reference terminal.
(RMS), (rms)	R. M. S. value
S, s	{ As first or second subscript: Source terminal (for FETS only) As second subscript: Non-repetitive (not for FETS) As third subscript: Short circuit between the terminal not mentioned and the reference terminal
X, x	Specified circuit
Z, z	Replaces R to indicate the actual working voltage, current or power of voltage reference and voltage regulator diodes.

Note: No additional subscript is used for d. c. values.

LETTER SYMBOLS

Upper-case subscripts shall be used for the indication of:

- a) continuous (d. c.) values (without signal)
Example I_B
- b) instantaneous total values
Example i_B
- c) average total values
Example $I_{B(AV)}$
- d) peak total values
Example I_{BM}
- e) root-mean-square total values
Example $I_{B(RMS)}$

Lower-case subscripts shall be used for the indication of values applying to the varying component alone:

- a) instantaneous values
Example i_b
- b) root-mean-square values
Example $I_{b(rms)}$
- c) peak values
Example I_{bm}
- d) average values
Example $I_{b(av)}$

Note: If more than one subscript is used, subscript for which both styles exist shall either be all upper-case or all lower-case.

Additional rules for subscripts

Subscripts for currents

Transistors: If it is necessary to indicate the terminal carrying the current, this should be done by the first subscript (conventional current flow from the external circuit into the terminal is positive).

Examples: I_B , i_B , i_b , I_{bm}

Diodes: To indicate a forward current (conventional current flow into the anode terminal) the subscript F or f should be used; for a reverse current (conventional current flow out of the anode terminal) the subscript R or r should be used.

Examples: I_F , I_R , i_F , $I_{f(rms)}$

Subscripts for voltages

Transistors: If it is necessary to indicate the points between which a voltage is measured, this should be done by the first two subscripts. The first subscript indicates the terminal at which the voltage is measured and the second the reference terminal or the circuit node. Where there is no possibility of confusion, the second subscript may be omitted.

Examples: V_{BE} , v_{BE} , v_{be} , V_{bem}

Diodes: To indicate a forward voltage (anode positive with respect to cathode), the subscript F or f should be used; for a reverse voltage (anode negative with respect to cathode) the subscript R or r should be used.

Examples: V_F , V_R , v_F , V_{rm}

Subscripts for supply voltages or supply currents

Supply voltages or supply currents shall be indicated by repeating the appropriate terminal subscript.

Examples: V_{CC} , I_{EE}

Note: If it is necessary to indicate a reference terminal, this should be done by a third subscript

Example: V_{CCE}

Subscripts for devices having more than one terminal of the same kind

If a device has more than one terminal of the same kind, the subscript is formed by the appropriate letter for the terminal followed by a number; in the case of multiple subscripts, hyphens may be necessary to avoid misunderstanding.

Examples: I_{B2} = continuous (d.c.) current flowing into the second base terminal

V_{B2-E} = continuous (d.c.) voltage between the terminals of second base and emitter

Subscripts for multiple devices

For multiple unit devices, the subscripts are modified by a number preceding the letter subscript; in the case of multiple subscripts, hyphens may be necessary to avoid misunderstanding.


Examples: I_{2C} = continuous (d.c.) current flowing into the collector terminal of the second unit

V_{1C-2C} = continuous (d.c.) voltage between the collector terminals of the first and the second unit.

LETTER SYMBOLS

Application of the rules

The figure below represents a transistor collector current as a function of time. It consists of a continuous (d.c.) current and a varying component.



LETTER SYMBOLS FOR ELECTRICAL PARAMETERS

Definition

For the purpose of this Publication, the term "electrical parameter" applies to four-pole matrix parameters, elements of electrical equivalent circuits, electrical impedances and admittances, inductances and capacitances.

Basic letters

The following is a list of the most important basic letters used for electrical parameters of semiconductor devices.

B, b = susceptance; imaginary part of an admittance

C = capacitance

G, g = conductance; real part of an admittance

H, h = hybrid parameter

L = inductance

R, r = resistance; real part of an impedance

X, x = reactance; imaginary part of an impedance

Y, y = admittance;

Z, z = impedance;

Upper-case letters shall be used for the representation of:

- a) electrical parameters of external circuits and of circuits in which the device forms only a part;
- b) all inductances and capacitances.

Lower-case letters shall be used for the representation of electrical parameters inherent in the device (with the exception of inductances and capacitances).

Subscripts

General subscripts

The following is a list of the most important general subscripts used for electrical parameters of semiconductor devices:

F, f	= forward; forward transfer
I, i (or 1)	= input
L, l	= load
O, o (or 2)	= output
R, r	= reverse; reverse transfer
S, s	= source

Examples: Z_S , h_f , h_F

The upper-case variant of a subscript shall be used for the designation of static (d. c.) values.

Examples: h_{FE} = static value of forward current transfer ratio in common-emitter configuration (d. c. current gain)

R_E = d. c. value of the external emitter resistance.

Note: The static value is the slope of the line from the origin to the operating point on the appropriate characteristic curve, i. e. the quotient of the appropriate electrical quantities at the operating point.

The lower-case variant of a subscript shall be used for the designation of small-signal values.

Examples: h_{fe} = small-signal value of the short-circuit forward current transfer ratio in common-emitter configuration

$Z_e = R_e + jX_e$ = small-signal value of the external impedance

Note: If more than one subscript is used, subscripts for which both styles exist shall either be all upper-case or all lower-case

Examples: h_{FE} , y_{RE} , h_{fe}

Subscripts for four-pole matrix parameters

The first letter subscript (or double numeric subscript) indicates input, output, forward transfer or reverse transfer

$$\begin{aligned} \text{Examples: } & h_i \text{ (or } h_{11}) \\ & h_o \text{ (or } h_{22}) \\ & h_f \text{ (or } h_{21}) \\ & h_r \text{ (or } h_{12}) \end{aligned}$$

A further subscript is used for the identification of the circuit configuration. When no confusion is possible, this further subscript may be omitted.

$$\text{Examples: } h_{fe} \text{ (or } h_{21e}), h_{FE} \text{ (or } h_{21E})$$

Distinction between real and imaginary parts

If it is necessary to distinguish between real and imaginary parts of electrical parameters, no additional subscripts should be used. If basic symbols for the real and imaginary parts exist, these may be used.


$$\begin{aligned} \text{Examples: } Z_i &= R_i + jX_i \\ y_{fe} &= g_{fe} + jb_{fe} \end{aligned}$$

If such symbols do not exist or if they are not suitable, the following notation shall be used:

$$\begin{aligned} \text{Examples: } \operatorname{Re}(h_{ib}) \text{ etc.} & \text{ for the real part of } h_{ib} \\ \operatorname{Im}(h_{ib}) \text{ etc.} & \text{ for the imaginary part of } h_{ib} \end{aligned}$$

SCATTERING PARAMETERS

In distinction to the conventional h, y and z-parameters, s-parameters relate to traveling wave conditions. The figure below shows a two-port network with the incident and reflected waves a_1 , b_1 , a_2 and b_2 .



$$a_1 = \frac{V_{i1}}{\sqrt{Z_0}}$$

$$a_2 = \frac{V_{i2}}{\sqrt{Z_0}}$$

$$b_1 = \frac{V_{r1}}{\sqrt{Z_0}}$$

$$b_2 = \frac{V_{r2}}{\sqrt{Z_0}}$$

Z_0 = characteristic impedance of the transmission line in which the two-port is connected.

V_i = incident voltage

V_r = reflected (generated) voltage

The four-pole equations for s-parameters are:

$$b_1 = s_{11}a_1 + s_{12}a_2$$

$$b_2 = s_{21}a_1 + s_{22}a_2$$

Using the subscripts i for 11, r for 12, f for 21 and o for 22, it follows that:

$$s_i = s_{11} = \left. \frac{b_1}{a_1} \right|_{a_2 = 0}$$

$$s_r = s_{12} = \left. \frac{b_1}{a_2} \right|_{a_1 = 0}$$

$$s_f = s_{21} = \left. \frac{b_2}{a_1} \right|_{a_2 = 0}$$

$$s_o = s_{22} = \left. \frac{b_2}{a_2} \right|_{a_1 = 0}$$

1) The squares of these quantities have the dimension of power.

S-PARAMETERS

The s-parameters can be named and expressed as follows:

$s_i = s_{11}$ = Input reflection coefficient.

The complex ratio of the reflected wave and the incident wave at the input, under the conditions $Z_1 = Z_0$ and $V_{s2} = 0$.

$s_r = s_{12}$ = Reverse transmission coefficient.

The complex ratio of the generated wave at the input and the incident wave at the output, under the conditions $Z_s = Z_0$ and $V_{s1} = 0$.

$s_f = s_{21}$ = Forward transmission coefficient.

The complex ratio of the generated wave at the output and the incident wave at the input, under the conditions $Z_1 = Z_0$ and $V_{s2} = 0$.

$s_o = s_{22}$ = Output reflection coefficient.

The complex ratio of the reflected wave and the incident wave at the output, under the conditions $Z_s = Z_0$ and $V_{s1} = 0$.

J-FETS



N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Symmetrical n-channel planar epitaxial junction field-effect transistors in plastic TO-92 variants, intended for hi-fi amplifiers and other audio frequency equipment.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	P_{tot}	max.	300	mW
Junction temperature	T_j	max.	150	$^{\circ}\text{C}$
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}		2 to 12	mA
Transfer admittance (common source) $V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$	$ y_{fs} $	typ.	3,5	mA/V
Noise figure at $V_{DS} = 15\text{ V}; V_{GS} = 0$ $f = 1\text{ kHz}; R_G = 1\text{ M}\Omega$	F	<	2	dB

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.



RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Voltages

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Drain-gate voltage (open source)	V_{DGO}	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V

Current

Gate current	I_G	max.	10	mA
--------------	-------	------	----	----

Power dissipation

Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	P_{tot}	max.	300	mW
--------------------------------------------------------------------	-----------	------	-----	----

Temperatures

Storage temperature	T_{stg}	-65 to +150	$^\circ\text{C}$
Junction temperature	T_j	max. 150	$^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	=	0,42	$^\circ\text{C}/\text{mW}$
--------------------------------------	---------------	---	------	----------------------------




CHARACTERISTICS




$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified


		BC264A	B	C	D
<u>Gate cut-off current</u>					
$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	< 10	10	10	10 nA
<u>Drain current 1)</u>					
$V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}	> 2,0 < 4,5	3,5 6,5	5,0 8,0	7,0 12,0 mA
<u>Gate-source breakdown voltage</u>					
$-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	> 30	30	30	30 V
<u>Gate-source voltage</u>					
$I_D = 200\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS}$	> 0,4	0,4	0,4	0,4 V
$I_D = 1,0\text{ mA}; V_{DS} = 15\text{ V}$	$-V_{GS}$	> 0,2 < 1,2	-	-	- V - V
$I_D = 1,5\text{ mA}; V_{DS} = 15\text{ V}$	$-V_{GS}$	> - < -	0,4 1,4	-	- V - V
$I_D = 2,5\text{ mA}; V_{DS} = 15\text{ V}$	$-V_{GS}$	> - < -	-	0,5 1,5	- V - V
$I_D = 3,5\text{ mA}; V_{DS} = 15\text{ V}$	$-V_{GS}$	> - < -	-	-	0,6 V 1,6 V
<u>Gate-source cut-off voltage</u>					
$I_D = 10\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	> 0,5	0,5	0,5	0,5 V
<u>y-parameters at $T_{amb} = 25\text{ }^\circ\text{C}$</u>					
$V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$					
Transfer admittance	$ y_{fs} $	> 2,5	3,0	3,5	4,0 mA/V
$V_{DS} = 15\text{ V}; -V_{GS} = 1\text{ V}; f = 1\text{ MHz}$					
Input capacitance	C_{is}	typ.	4,0		pF
Feedback capacitance	C_{rs}	typ.	1,2		pF
Output capacitance	C_{os}	typ.	1,6		pF
<u>Noise figure at $f = 1\text{ kHz}; R_G = 1\text{ M}\Omega$</u>					
$V_{DS} = 15\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^\circ\text{C}$	F	typ. <	0,5 2		dB dB
<u>Equivalent noise voltage at $T_{amb} = 25\text{ }^\circ\text{C}$</u>					
$V_{DS} = 15\text{ V}; V_{GS} = 0; f = 10\text{ Hz}$	V_n/\sqrt{B}	typ.	40		nV/ $\sqrt{\text{Hz}}$

1) Measured under pulse conditions.

BC264A to D







N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

General purpose symmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for applications in i. f. and d. c. amplifiers, and in h. f. amplifiers.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30 V	
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V	
Total power dissipation up to $T_{amb} = 75\text{ }^{\circ}\text{C}$	P_{tot}	max.	300 mW	
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}			
		BF245A	B	C
	$>$	2	6,0	12 mA
	$<$	6,5	15,0	25 mA
Gate-source cut-off voltage $I_D = 10\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$		0,5 to 8,0 V	
Feedback capacitance $V_{DS} = 20\text{ V}; -V_{GS} = 1\text{ V}$	C_{rs}	typ.	1,1 pF	
Transfer admittance (common source) $V_{DS} = 15\text{ V}; V_{GS} = 0$	$ y_{fs} $		3,0 to 6,5 mA/V	

MECHANICAL DATA

Dimensions in mm

TO-92 variant



RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Voltages

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Drain-gate voltage (open source)	V_{DGO}	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V

Currents

Drain current	I_D	max.	25	mA
Gate current	I_G	max.	10	mA

Power dissipation

Power dissipation up to $T_{amb} = 75\text{ }^{\circ}\text{C}$	P_{tot}	max.	300	mW
up to $T_{amb} = 90\text{ }^{\circ}\text{C}$	P_{tot}	max.	300	mW ¹⁾

Temperatures

Storage temperature	T_{stg}	-65 to +150	$^{\circ}\text{C}$
Junction temperature	T_j	max. 150	$^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	=	0,25	$^{\circ}\text{C}/\text{mW}$
From junction to ambient	$R_{th\ j-a}$	=	0,20	$^{\circ}\text{C}/\text{mW}$ ¹⁾

1) Transistor mounted on printed circuit board, max. lead length 3 mm, mounting pad for drain lead minimum 10 mm x 10 mm.

CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

Gate cut-off current

		BF245A	B	C	
$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	< 5	5	5	nA
$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_j = 125\text{ }^\circ\text{C}$	$-I_{GSS}$	< 0,5	0,5	0,5	μA

Drain current ¹⁾

$V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}	> 2 < 6,5	6,0 15,0	12 25	mA mA
------------------------------------	-----------	--------------	-------------	----------	----------

Gate-source breakdown voltage

$-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	> 30	30	30	V
-------------------------------------------	----------------	------	----	----	---

Gate-source voltage

$I_D = 200\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS}$	> 0,4 < 2,2	1,6 3,8	3,2 7,5	V V
------------------------------------------------------	-----------	----------------	------------	------------	--------

Gate-source cut-off voltage

$I_D = 10\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	0,5 to 8,0			V
--------------------------------------------	--------------	------------	--	--	---

y-parameters at $T_{amb} = 25\text{ }^\circ\text{C}$ (common source)

$V_{DS} = 15\text{ V}; V_{GS} = 0$					
$f = 1\text{ kHz}$	Transfer admittance	$ y_{fs} $	3,0 to 6,5		mA/V
	Output admittance	$ y_{os} $	typ.	25	$\mu\text{A}/\text{V}$
$f = 200\text{ MHz}$	Input conductance	g_{is}	typ.	250	$\mu\text{A}/\text{V}$
	Reverse transfer admittance	$ y_{rs} $	typ.	1,4	mA/V
	Transfer admittance	$ y_{fs} $	typ.	6	mA/V
	Output conductance	g_{os}	typ.	40	$\mu\text{A}/\text{V}$
$V_{DS} = 20\text{ V}; -V_{GS} = 1\text{ V}$					
$f = 1\text{ MHz}$	Input capacitance	C_{is}	typ.	4,0	pF
	Feedback capacitance	C_{rs}	typ.	1,1	pF
	Output capacitance	C_{os}	typ.	1,6	pF

Cut-off frequency ²⁾


$V_{DS} = 15\text{ V}; V_{GS} = 0$	f_{gfs}	typ.	700		MHz
------------------------------------	-----------	------	-----	--	-----



Noise figure at $f = 100\text{ MHz}; R_G = 1\text{ k}\Omega$ (common source)



$V_{DS} = 15\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^\circ\text{C}$ input tuned to minimum noise	F	typ.	1,5		dB
--------------------------------------------------------------------------------------------------------	---	------	-----	--	----



1) Measured under pulse condition: $t_p = 300\text{ }\mu\text{s}; \delta \leq 0,02$



2) The frequency at which g_{fs} is 0,7 of its value at 1 kHz.





















BF245A to C



7262704



7262706



DEVELOPMENT SAMPLE DATA

This information is derived from development samples made available for evaluation. It does not necessarily imply that the device will go into regular production.

BF246A to C

N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Symmetrical n-channel planar epitaxial junction field-effect transistors in plastic TO-92 variants, intended for v.h.f. and u.h.f. amplifiers, mixers, and general purpose switching.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	25	V	
Total power dissipation up to $T_{amb} = 75^\circ C$	P_{tot}	max.	300	mW	
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}				
			BF246A	B	C
		$>$	30	60	110 mA
		$<$	80	140	250 mA
Gate-source cut-off voltage $I_D = 10\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$		0,6 to 14,5		V
Feedback capacitance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}$	C_{rs}	typ.	3,5		pF
Transfer admittance (common source) $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; f = 1\text{ kHz}$	$ y_{fs} $	$>$	8		mA/V

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Drain-gate voltage (open source)	V_{DGO}	max.	25 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25 V
Gate current	I_G	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	P_{tot}	max.	300 mW
up to $T_{amb} = 90\text{ }^\circ\text{C}^*$	P_{tot}	max.	300 mW
Storage temperature	T_{stg}		-65 to +150 $^\circ\text{C}$
Junction temperature	T_j	max.	150 $^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	=	250 K/W
From junction to ambient*	$R_{th\ j-a}$	=	200 K/W




Fig. 2 Maximum permissible power dissipation as a function of ambient temperature.

* Transistor mounted on printed-circuit board, maximum lead length 3 mm, mounting pad for drain lead minimum 10 mm x 10 mm.

CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$

Gate cut-off current

$-V_{GS} = 15\text{ V}; V_{DS} = 0$

	BF246A	B	C
$-I_{GSS}$	< 5	5	5 nA
I_{DSS}	> 30 < 80	60 140	110 mA 250 mA
$-V_{(BR)GSS}$	> 25	25	25 V
$-V_{GS}$	> 1,5 < 4,0	3,0 7,0	5,5 V 12,0 V
$-V_{GS}$	0,5 to 14		V
$-V_{(P)GS}$	0,6 to 14,5		V
$ Y_{fs} $	> typ.	8 23	mA/V mA/V
C_{rs}	typ.	3,5	pF
C_{is}	typ.	15	pF
C_{os}	typ.	15	pF
f_{gfs}	typ.	450	MHz

Drain current*

$V_{DS} = 15\text{ V}; V_{GS} = 0$

Gate-source breakdown voltage

$-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$

Gate-source voltage

$I_D = 200\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$

Gate-source cut-off voltage

$I_D = 10\text{ nA}; V_{DS} = 15\text{ V}$

y-parameters (common source)

$I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; f = 1\text{ kHz}$

Transfer admittance

Feedback capacitance

$I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; f = 1\text{ MHz}$

Input capacitance

Output capacitance

Cut-off frequency**

$V_{DS} = 15\text{ V}; V_{GS} = 0$

DEVELOPMENT SAMPLE DATA

|||||

* Measured under pulse conditions: $t_p = 300\text{ }\mu\text{s}; \delta \leq 0,02$.

** The frequency at which g_{fs} is 0,7 of its value at 1 kHz.

N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Symmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for v. h. f. and u. h. f. applications.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30	V		
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V		
Total power dissipation up to $T_{amb} = 75\text{ }^{\circ}\text{C}$	P_{tot}	max.	300	mW		
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}		<u>BF256A</u>	<u>B</u>	<u>C</u>	
		$>$	3	6	11	mA
		$<$	7	13	18	mA
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 20\text{ V}; -V_{GS} = 1\text{ V}; T_{amb} = 25\text{ }^{\circ}\text{C}$	C_{rs}	typ.	0,7	pF		
Transfer admittance (common source) $V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ kHz}; T_{amb} = 25\text{ }^{\circ}\text{C}$	$ y_{fs} $	$>$	4,5	mA/V		
Power gain at $f = 800\text{ MHz}$ $V_{DS} = 15\text{ V}; R_S = 47\text{ }\Omega$	G_p	typ.	11	dB		

MECHANICAL DATA

Dimensions in mm

TO-92 variant



RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Voltages

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Drain-gate voltage (open source)	V_{DGO}	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V

Current

Gate current	I_G	max.	10	mA
--------------	-------	------	----	----

Power dissipation

Total power dissipation up to $T_{amb} = 75\text{ }^{\circ}\text{C}$	P_{tot}	max.	300	mW
up to $T_{amb} = 90\text{ }^{\circ}\text{C}$	P_{tot}	max.	300	mW 1)

Temperatures

Storage temperature	T_{stg}	-65 to +150	$^{\circ}\text{C}$
Junction temperature	T_j	max. 150	$^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	=	0,25	$^{\circ}\text{C}/\text{mW}$
From junction to ambient	$R_{th\ j-a}$	=	0,20	$^{\circ}\text{C}/\text{mW}$ 1)

1) Transistor mounted on printed circuit board, max. lead length 3 mm, mounting pad for drain lead minimum 10 mm x 10 mm.

CHARACTERISTICS

$T_{amb} = 25^{\circ}C$ unless otherwise specified

Gate cut-off current

$-V_{GS} = 20\text{ V}; V_{DS} = 0$

$-I_{GSS} < 5\text{ nA}$

Drain current

$V_{DS} = 15\text{ V}; V_{GS} = 0$

	BF256A	B	C		
I_{DSS}	> 3	6	11	mA	1)
	< 7	13	18	mA	1)

Gate-source breakdown voltage

$-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$

$-V_{(BR)GSS} > 30\text{ V}$

Gate-source voltage

$I_D = 200\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$

$-V_{GS} \text{ 0,5 to 7,5 V}$

y-parameters (common source)

Transfer admittance at $f = 1\text{ kHz}$

$V_{DS} = 15\text{ V}; V_{GS} = 0$

$|y_{fs}| > 4,5\text{ mA/V 1)}$
 typ. 5 mA/V 1)

Output capacitance at $f = 1\text{ MHz}$

$V_{DS} = 20\text{ V}; V_{GS} = 0$

$C_{os} \text{ typ. 1,2 pF}$

Feedback capacitance at $f = 1\text{ MHz}$

$V_{DS} = 20\text{ V}; -V_{GS} = 1\text{ V}$

$C_{rs} \text{ typ. 0,7 pF}$

Cut-off frequency

$V_{DS} = 15\text{ V}; V_{GS} = 0$

$f_{gfs} \text{ typ. 1 GHz 2)}$

Noise figure at $f = 800\text{ MHz}$

$V_{DS} = 10\text{ V}; R_S = 47\text{ }\Omega$

$F \text{ typ. 7,5 dB}$


Power gain at $f = 800\text{ MHz}$



$V_{DS} = 15\text{ V}; R_S = 47\text{ }\Omega$



$G_p \text{ typ. 11 dB}$



1) Measured under pulse conditions: $t_p = 300\text{ }\mu\text{s}; \delta \leq 0,02$



2) The frequency at which g_{fs} is 0,7 of its value at 1 kHz.

























N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Asymmetrical N-channel planar epitaxial junction field-effect transistors in plastic TO-92 variants, intended for applications up to the v.h.f. range.

These FETs can be supplied in four I_{DSS} groups. Special features are the low feedback capacitance and the low noise figure. Thanks to these special features the BF410 is very suitable for applications such as the r.f. stages in f.m. portables (type A), car radios (type B) and mains radios (type C) or the mixer stage (type D).


QUICK REFERENCE DATA

Drain-source voltage	V_{DS} max.	20	V			
Drain current (d.c. or average)	I_D max.	30	mA			
Total power dissipation up to $T_{amb} = 75^\circ\text{C}$	P_{tot} max.	300	mW			
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$		BF410A	B	C	D	
	$I_{DSS} >$	0,7	2,5	6	10	mA
	$I_{DSS} <$	3,0	7,0	12	18	mA
Transfer admittance (common source) $V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$						
	$ y_{fs} >$	2,5	4	6	7	mA/V
Feedback capacitance $V_{DS} = 10\text{ V}; V_{GS} = 0$ $V_{DS} = 10\text{ V}; I_D = 5\text{ mA}$						
	C_{rs} typ.	0,3	0,3	—	—	pF
Noise figure at optimum source admittance $G_S = 1\text{ mA/V}; -B_S = 3\text{ mA/V}; f = 100\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$ $V_{DS} = 10\text{ V}; I_D = 5\text{ mA}$						
	F typ.	1,5	1,5	—	—	dB
	F typ.	—	—	1,5	1,5	dB

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	20 V
Drain-gate voltage (open source)	V_{DGO}	max.	20 V
Drain current (d.c. or average)	I_D	max.	30 mA
Gate current	$\pm I_G$	max.	10 mA
Total power dissipation up to $T_{amb} = 75^\circ C$	P_{tot}	max.	300 mW
Storage temperature	T_{stg}		-65 to $+150^\circ C$
Junction temperature	T_j	max.	150 $^\circ C$

THERMAL RESISTANCE

From junction to ambient in free air $R_{th\ j-a} = 0,25^\circ C/mW$

STATIC CHARACTERISTICS

$T_{amb} = 25^\circ C$

		BF410A	B	C	D
Gate cut-off current $-V_{GS} = 0,2 V; V_{DS} = 0$	$-I_{GSS} <$	10	10	10	10 nA
Gate-drain breakdown voltage $I_S = 0; -I_D = 10 \mu A$	$-V_{(BR)GDO} >$	20	20	20	20 V
Drain current $V_{DS} = 10 V; V_{GS} = 0$	$I_{DSS} >$	0,7	2,5	6	10 mA
	$I_{DSS} <$	3,0	7,0	12	18 mA
Gate-source cut-off voltage $I_D = 10 \mu A; V_{DS} = 10 V$	$-V_{(P)GS}$ typ.	0,8	1,5	2,2	3 V

DYNAMIC CHARACTERISTICS

Measuring conditions (common source): $V_{DS} = 10 \text{ V}$; $V_{GS} = 0$; $T_{amb} = 25 \text{ }^\circ\text{C}$ for BF410A and B

$V_{DS} = 10 \text{ V}$; $I_D = 5 \text{ mA}$; $T_{amb} = 25 \text{ }^\circ\text{C}$ for BF410C and D

y-parameters (common source)

		BF410A	B	C	D
Input capacitance at $f = 1 \text{ MHz}$	$C_{is} <$	5	5	5	5 pF
Input conductance at $f = 100 \text{ MHz}$	$g_{is} \text{ typ.}$	100	90	60	50 $\mu\text{A/V}$
Feedback capacitance at $f = 1 \text{ MHz}$	$C_{rs} \text{ typ.}$	0,3	0,3	0,3	0,3 pF
	$<$	0,4	0,4	0,4	0,4 pF
Transfer admittance at $f = 1 \text{ kHz}$	$ Y_{fs} >$	2,5	4,0	4,0	3,5 mA/V
	$V_{GS} = 0$ instead of $I_D = 5 \text{ mA}$	$ Y_{fs} >$	—	—	6,0
Transfer admittance at $f = 100 \text{ MHz}$	$ Y_{fs} \text{ typ.}$	3,5	5,5	5,0	5,0 mA/V
Output capacitance at $f = 1 \text{ MHz}$	$C_{os} <$	3	3	3	3 pF
Output conductance at $f = 1 \text{ MHz}$	$g_{os} <$	60	80	100	120 $\mu\text{A/V}$
Output conductance at $f = 100 \text{ MHz}$	$g_{os} \text{ typ.}$	35	55	70	90 $\mu\text{A/V}$
Noise figure at optimum source admittance					
$G_S = 1 \text{ mA/V}$; $-B_S = 3 \text{ mA/V}$; $f = 100 \text{ MHz}$	F	typ.	1,5	1,5	1,5 dB






Fig. 2 $V_{GS} = 0$ for BF410A and BF410B;
 $I_D = 5$ mA for BF410C and BF410D;
 $f = 1$ MHz; $T_{amb} = 25$ °C.




Fig. 3 $V_{DS} = 10$ V; $f = 1$ kHz; $T_{amb} = 25$ °C; typical values.

DUAL N-CHANNEL FETS

Dual symmetrical n-channel silicon planar epitaxial junction field-effect transistors in a TO-71 metal envelope, with electrically insulated gates and a common substrate connected to the envelope; intended for high performance low level differential amplifiers.

QUICK REFERENCE DATA

Characteristics measured at $T_{amb} = 25\text{ }^{\circ}\text{C}$; $I_D = 200\text{ }\mu\text{A}$; $V_{DG} = 15\text{ V}$


		BFQ10	11	12	13	14	15	16	
Difference in gate current	$ \Delta I_G $	< 10	10	10	10	10	10	10	pA
Gate-source voltage difference	$ \Delta V_{GS} $	< 5	10	10	10	15	20	50	mV
Thermal drift of gate-source voltage difference	$\left \frac{d\Delta V_{GS}}{dT} \right $	< 5	5	10	20	20	40	50	$\mu\text{V/K}$
Transfer conductance ratio	$\frac{g_{1fs}}{g_{2fs}}$	> 0,98	0,98	0,98	0,98	0,98	0,95	0,95	
	$\frac{g_{2fs}}{g_{1fs}}$	< 1,02	1,02	1,02	1,02	1,02	1,05	1,05	
Difference in transfer impedance	$\left \Delta \frac{1}{g_{fs}} \right $	< 6	6	12	12	12	20	30	Ω
Difference in penetration factor	$\Delta \frac{g_{os}}{g_{fs}}$	< 10	30	30	30	30	30	100	$\mu\text{V/V}$
Common mode rejection ratio	CMRR	> 100	90	90	90	90	90	80	dB

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-71.

All leads insulated from the case.



RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Voltages

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Drain-gate voltage (open source)	V_{DGO}	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V
Voltage between gate 1 and gate 2	$\pm V_{1G-2G}$	max.	40	V

Currents

Drain current	I_D	max.	30	mA
Gate current	I_G	max.	10	mA

Power dissipation

Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	P_{tot}	max.	250	mW
--------------------------------------------------------------------	-----------	------	-----	----

Temperatures

Storage temperature	T_{stg}	-65 to +200	$^\circ\text{C}$
Junction temperature	T_j	max. 200	$^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	=	0,5	$^\circ\text{C}/\text{mW}$
--------------------------------------	---------------	---	-----	----------------------------

CHARACTERISTICS (total device)

$T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

Measured at: $I_D = 200\text{ }\mu\text{A}$; $V_{DG} = 15\text{ V}$ except for drain current ratio.

	BFQ10	11	12	13	14	15	16	
<u>Drain current ratio</u> 1)								
$V_{DG} = 15\text{ V}$; $V_{GS} = 0$	$\frac{I_{1D-1SS}}{I_{2D-2SS}}$	> 0,97	0,95	0,95	0,95	0,92	0,90	0,80
		< 1,03	1,05	1,05	1,05	1,08	1,10	1,20
<u>Difference in gate current</u>	$ \Delta I_G $	< 10	10	10	10	10	10	pA
<u>Gate-source voltage difference</u>	$ \Delta V_{GS} $	< 5	10	10	10	15	20	50 mV
<u>Thermal drift of gate-source voltage difference</u>	$ \frac{d \Delta V_{GS}}{dT} $	< 5	5	10	20	20	40	50 $\mu\text{V}/^{\circ}\text{C}$
<u>Transfer conductance ratio</u>	$\frac{g_{1fs}}{g_{2fs}}$	> 0,98	0,98	0,98	0,98	0,98	0,95	0,95
		< 1,02	1,02	1,02	1,02	1,02	1,05	1,05
<u>Difference in transfer impedance</u> 2)	$ \Delta \frac{1}{g_{fs}} $	< 6	6	12	12	12	20	30 Ω
<u>Difference in penetration factor</u> 3)	$ \Delta \frac{g_{os}}{g_{fs}} $	< 10	30	30	30	30	30	100 $\mu\text{V}/\text{V}$
<u>Common mode rejection ratio</u> 4)	CMRR	> 100	90	90	90	90	90	80 dB

1) Measured under pulse conditions.

2) The difference in transfer impedance is equal to the ratio of the change of the gate-source voltage difference to the change of drain current, at constant drain-gate voltage.

$$\left(\Delta \frac{1}{g_{fs}} = \frac{d \Delta V_{GS}}{d I_D} \text{ at } V_{DG} = \text{constant}\right)$$

3) The difference in penetration factor is equal to the ratio of the change of the gate-source voltage difference to the change of drain-gate voltage, at constant drain current.

$$\left(\Delta \frac{g_{os}}{g_{fs}} = \frac{d \Delta V_{GS}}{d V_{DG}} \text{ at } I_D = \text{constant}\right)$$

4) Common mode rejection ratio

$$\text{CMRR (in dB)} = -20 \log \left| \Delta \frac{g_{os}}{g_{fs}} \right|$$

CHARACTERISTICS (Individual transistor)

$T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

Gate cut-off current

$$-V_{GS} = 20\text{ V}; V_{DS} = 0$$

$$-I_{GSS} < 100\text{ pA}$$

$$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_{amb} = 125\text{ }^{\circ}\text{C}$$

$$-I_{GSS} < 20\text{ nA}$$

Gate current

$$I_D = 200\text{ }\mu\text{A}; V_{DG} = 15\text{ V}; T_{amb} = 125\text{ }^{\circ}\text{C}$$

$$I_G < 10\text{ nA}$$

Drain current

$$V_{DS} = 15\text{ V}; V_{GS} = 0$$

$$I_{DSS} = 0,5\text{ to }10\text{ mA}^1)$$

Gate-source voltage

$$I_D = 200\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$$

$$-V_{GS} < 2,7\text{ V}$$

Gate-source cut-off voltage

$$I_D = 1\text{ nA}; V_{DG} = 15\text{ V}$$

$$-V_{(P)GS} = 0,5\text{ to }3,5\text{ V}$$

Transfer conductance at $f = 1\text{ kHz}$

$$I_D = 200\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$$

$$g_{fs} > 1,0\text{ mA/V}$$

Output conductance at $f = 1\text{ kHz}$

$$I_D = 200\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$$

$$g_{os} < 5\text{ }\mu\text{A/V}$$

Input capacitance at $f = 1\text{ MHz}$

$$I_D = 200\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$$

$$C_{is} < 8\text{ pF}^2)$$

Feedback capacitance at $f = 1\text{ MHz}$

$$I_D = 200\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$$

$$C_{rs} < 1,0\text{ pF}^2)$$

Equivalent noise voltage


$$I_D = 200\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$$



$$B = 0,6\text{ to }100\text{ Hz}$$




$$V_n < 0,5\text{ }\mu\text{V}$$

1) Measured under pulse conditions.


2) Measured with case grounded.









7Z67188



7Z67185



7Z67193



MATCHED N-CHANNEL FETS

Matched pair of symmetrical n-channel silicon planar epitaxial junction field-effect transistors in TO-72 metal envelopes, mounted together in a metal S-clip.

These devices are intended for low level differential amplifiers.

QUICK REFERENCE DATA

Characteristics measured at $T_{amb} = 25\text{ }^{\circ}\text{C}$; $I_D = 0,5\text{ mA}$; $V_{DG} = 15\text{ V}$

		BFS21	BFS21A
Gate cut-off current	I_G	< 0,5	0,5 nA
Gate -source voltage difference	$ \Delta V_{GS} $	< 20	10 mV
Thermal drift of gate-source voltage difference	$\left \frac{d\Delta V_{GS}}{dT} \right $	< 75	40 $\mu\text{V/K}$
Difference in transfer impedance	$\left \Delta \frac{1}{g_{fs}} \right $	< 15	7,5 Ω
Difference in penetration factor	$\left \Delta \frac{g_{os}}{g_{fs}} \right $	< 1	0,5 mV/V
Common mode rejection ratio	CMRR	> 60	66 dB


MECHANICAL DATA

SOT-52 (see page 2)



TOTAL DEVICE
MECHANICAL DATA
SOT-52

Dimensions in mm



(1) = shield lead (connected to case).

Maximum lead diameter is guaranteed only for 12,7 mm.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltage between any 2 terminals	V	max.	30 V
Drain current	I_D	max.	4 mA
Gate current	I_G	max.	0,5 mA
Total power dissipation up to $T_{amb} = 100\text{ }^\circ\text{C}$	P_{tot}	max.	30 mW
Operating ambient temperature	T_{amb}		-20 to + 100 $^\circ\text{C}$

CHARACTERISTICS (total device)

$T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

	BFS21	BFS21A
<u>Drain current ratio</u>		
$V_{DG} = 15\text{ V}; V_{GS} = 0; T_j = 25\text{ }^{\circ}\text{C}$	$\frac{I_{D1-S1S}}{I_{D2-S2S}} > 0.95$	0.95
	< 1.05	1.05
<u>Gate-source voltage difference</u>		
$I_D = 500\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$	$ \Delta V_{GS} < 20$	10 mV
$I_D = 100\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$	$ \Delta V_{GS} < 20$	10 mV
<u>Thermal drift of gate-source voltage difference</u>		
$I_D = 500\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$	$\left \frac{d \Delta V_{GS}}{dT} \right < 75$	40 $\mu\text{V}/^{\circ}\text{C}$
$I_D = 100\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$	$\left \frac{d \Delta V_{GS}}{dT} \right < 75$	40 $\mu\text{V}/^{\circ}\text{C}$
<u>Change of gate-source voltage difference with ambient temperature</u>		
$T_{amb} = 25\text{ to }100\text{ }^{\circ}\text{C}$		
$I_D = 500\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$	$ \Delta V_{GS}(T_{amb2}) - \Delta V_{GS}(T_{amb1}) < 6$	3 mV
$I_D = 100\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$	$ \Delta V_{GS}(T_{amb2}) - \Delta V_{GS}(T_{amb1}) < 6$	3 mV
<u>Difference of penetration factors ¹⁾</u>		
$I_D = 500\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$	$\left \Delta \frac{g_{os}}{g_{fs}} \right < 1$	$0.5 \cdot 10^{-3}$
$I_D = 100\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$	$\left \Delta \frac{g_{os}}{g_{fs}} \right < 1$	$0.5 \cdot 10^{-3}$
<u>Difference of transfer impedances ²⁾</u>		
$I_D = 500\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$	$\left \Delta \frac{1}{g_{fs}} \right < 15$	7.5 Ω
$I_D = 100\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$	$\left \Delta \frac{1}{g_{fs}} \right < 75$	37.5 Ω

1) The difference between the penetration factors is equal to the ratio of the change of the gate-source voltage difference to the change of drain-gate voltage, at constant drain current.

$$\left(\Delta \frac{g_{os}}{g_{fs}} = \frac{d \Delta V_{GS}}{d V_{DG}} \text{ at } I_D = \text{constant} \right)$$

2) The difference between the transfer impedances is equal to the ratio of the change of the gate-source voltage difference to the change of drain current, at constant drain-gate voltage.

$$\left(\Delta \frac{1}{g_{fs}} = \frac{d \Delta V_{GS}}{d I_D} \text{ at } V_{DG} = \text{constant} \right)$$

BFS21 BFS21A

CHARACTERISTICS (continued) (total device)

Common mode rejection ratio ¹⁾

$I_D = 500 \mu A; V_{DG} = 15 V$

CMRR

BFS21	BFS21A
> 60	66 dB

$I_D = 100 \mu A; V_{DG} = 15 V$

CMRR

> 60	66 dB
------	-------

INDIVIDUAL TRANSISTOR

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages

Drain-source voltage

$\pm V_{DS}$

max. 30 V

Drain-gate voltage (open source)

V_{DGO}

max. 30 V

Gate-source voltage (open drain)

$-V_{GSO}$

max. 30 V

Currents

Drain current

I_D

max. 20 mA

Gate current

I_G

max. 10 mA

Power dissipation

Total power dissipation up to $T_{amb} = 25^\circ$

P_{tot}

max. 300 mW

Temperatures

Storage temperature

T_{stg}

-65 to +200 °C

Junction temperature

T_j

max. 200 °C

THERMAL RESISTANCE


From junction to ambient in free air
(for individual transistor without S-clip)

$R_{th j-a} = 0.59 \text{ }^\circ\text{C/mW}$

¹⁾ Common mode rejection ratio

$$(CMRR)^{-1} = \Delta \frac{g_{os}}{g_{fs}} + \frac{1}{2} g_{cs} \Delta \frac{1}{g_{fs}}$$

where g_{cs} in this formula is the output conductance of the summing current source.



The guaranteed values of CMRR apply at $g_{cs} = 0.1 \mu\Omega^{-1}$

CHARACTERISTICS (individual transistor) $T_{amb} = 25^{\circ}\text{C}$ unless otherwise specified

Gate cut-off current

$I_D = 500 \mu\text{A}; V_{DS} = 15 \text{ V}$ $I_G < 0.5 \text{ nA}$

$I_D = 500 \mu\text{A}; V_{DS} = 15 \text{ V}; T_{amb} = 100^{\circ}\text{C}$ $I_G < 25 \text{ nA}$

Drain current

$V_{DS} = 15 \text{ V}, V_{GS} = 0, T_j = 25^{\circ}\text{C}$ $I_{DSS} > 1 \text{ mA}$

Gate-source cut-off voltage

$I_D = 0.5 \text{ nA}, V_{DS} = 15 \text{ V}$ $-V_{(P)GS} < 6 \text{ V}$

Transfer conductance at $f = 1 \text{ kHz}$

$I_D = 500 \mu\text{A}; V_{DS} = 15 \text{ V}$ $g_{fs} > 1.0 \text{ m}\Omega^{-1}$

Output conductance at $f = 1 \text{ kHz}$

$I_D = 500 \mu\text{A}; V_{DS} = 15 \text{ V}$ $g_{os} < 15 \mu\Omega^{-1}$

Input capacitance at $f = 1 \text{ MHz}$

$I_D = 500 \mu\text{A}; V_{DS} = 15 \text{ V}$ $C_{is} < 5 \text{ pF}$

Feedback capacitance at $f = 1 \text{ MHz}$

$I_D = 500 \mu\text{A}; V_{DS} = 15 \text{ V}$ $C_{rs} < 0.75 \text{ pF}$

Equivalent noise voltage

$f = 10 \text{ Hz}$

$I_D = 500 \mu\text{A}; V_{DS} = 15 \text{ V}$ $V_n/\sqrt{B} < 200 \text{ nV}/\sqrt{\text{Hz}}$

$V_{DS} = 15 \text{ V}, V_{GS} = 0$ $V_n/\sqrt{B} < 75 \text{ nV}/\sqrt{\text{Hz}}$

N-CHANNEL SILICON FETS

Symmetrical n-channel silicon planar epitaxial junction field-effect transistors in TO-72 metal envelopes with the shield lead connected to the case. The transistors are designed for broad band amplifiers (0 to 300 MHz). Their very low noise at low frequencies makes these devices very suitable for differential amplifiers, electro-medical and nuclear detector preamplifiers.



QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Gate-source voltage (open drain)	$-V_{GS0}$	max.	30	V
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	P_{tot}	max.	300	mW
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}	$>$	8	4 mA
		$<$	20	10 mA
Gate-source cut-off voltage $I_D = 0,5\text{ nA}; V_{DS} = 15\text{ V}$	$-V(P)GS$	$<$	8	6 V
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 15\text{ V}; V_{GS} = 0$	C_{rs}	$<$	0,80	0,80 pF
Transfer admittance (common source) $V_{DS} = 15\text{ V}; V_{GS} = 0; f = 200\text{ MHz}$	$ y_{fs} $	$>$	3,2	3,2 mA/V
Noise figure at $V_{DS} = 15\text{ V}; V_{GS} = 0$ $f = 100\text{ MHz}; R_G = 1\text{ k}\Omega$	F	$<$	2,5	2,5 dB
Equivalent noise voltage $f = 10\text{ Hz}$	$V_n\sqrt{B}$	$<$	75	75 $\text{nV}\sqrt{\text{Hz}}$

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.



(1) = shield lead connected to case

Accessories: 56246 (distance disc).

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)Voltages

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage (open source)	V_{DGO}	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V

Currents

Drain current	I_D	max.	20 mA
Gate current	I_G	max.	10 mA

Power dissipation

Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	P_{tot}	max.	300 mW
--------------------------------------------------------------------	-----------	------	--------

Temperatures

Storage temperature	T_{stg}	-65 to +200	$^\circ\text{C}$
Junction temperature	T_j	max.	200 $^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient	$R_{th\ j-a}$	=	0.59 $^\circ\text{C}/\text{mW}$
--------------------------	---------------	---	---------------------------------

CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

Gate cut-off current

$-V_{GS} = 20\text{ V}; V_{DS} = 0$

		BFW10	BFW11
$-I_{GSS}$	<	0.1	0.1 nA

$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_j = 150\text{ }^\circ\text{C}$

$-I_{GSS}$	<	0.5	0.5 μA
------------	---	-----	-------------------

Drain current ¹⁾

$V_{DS} = 15\text{ V}; V_{GS} = 0$

I_{DSS}	>	8	4 mA
	<	20	10 mA

Gate-source voltage

$I_D = 400\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$

$-V_{GS}$	>	2.0	V
	<	7.5	V

$I_D = 50\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$

$-V_{GS}$	>		1.25 V
	<		4.0 V

Gate-source cut-off voltage

$I_D = 0.5\text{ nA}; V_{DS} = 15\text{ V}$

$-V_{(P)GS}$	<	8	6 V
--------------	---	---	-----

y parameters

$V_{DS} = 15\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^\circ\text{C}$
f = 1 kHz Transfer admittance

$ y_{fs} $	>	3.5	3.0 mA/V
	<	6.5	6.5 mA/V

Output admittance

$ y_{os} $	<	85	50 $\mu\text{A}/\text{V}$
------------	---	----	---------------------------

f = 1 MHz Input capacitance

C_{is}	typ.	4	4 pF
	<	5	5 pF

Feedback capacitance

C_{rs}	typ.	0.6	0.6 pF
	<	0.80	0.80 pF

f = 200 MHz Transfer admittance

$ y_{fs} $	>	3.2	3.2 mA/V
------------	---	-----	----------

Input conductance

g_{is}	<	800	800 $\mu\text{A}/\text{V}$
----------	---	-----	----------------------------

Output conductance

g_{os}	<	200	100 $\mu\text{A}/\text{V}$
----------	---	-----	----------------------------

Noise figure at f = 100 MHz; $R_G = 1\text{ k}\Omega$

$V_{DS} = 15\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^\circ\text{C}$
input tuned to minimum noise

F	<	2.5	2.5 dB
---	---	-----	--------

Equivalent noise voltage



$V_{DS} = 15\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^\circ\text{C}$




f = 10 Hz

V_n/\sqrt{B}	<	75	75 nV/ $\sqrt{\text{Hz}}$
----------------	---	----	---------------------------



¹⁾ Measured under pulsed conditions.



BFW10
BFW11













BFW10
BFW11








BFW10 BFW11





BFW10
BFW11





N-CHANNEL SILICON FETS

Symmetrical n-channel silicon planar epitaxial junction field-effect transistors in TO-72 metal envelopes with the shield lead connected to the case. The transistors are intended for battery powered equipment and other low current-low voltage applications.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V
Total power dissipation up to $T_{amb} = 110^\circ\text{C}$	P_{tot}	max.	150	mW
			BFW12	BFW13
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS} >$		1	0,2 mA
	$I_{DSS} <$		5	1,5 mA
Gate-source cut-off voltage $I_D = 0,5\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	$<$	2,5	1,2 V
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 15\text{ V}; V_{GS} = 0$	C_{rs}	$<$	0,80	0,80 pF
Transfer admittance (common source) $V_{DS} = 15\text{ V}; I_D = 200\text{ }\mu\text{A}; f = 1\text{ kHz}$	$ y_{fs} $	$>$	0,5	0,5 mA/V
Equivalent noise voltage $V_{DS} = 15\text{ V}; I_D = 200\text{ }\mu\text{A}$ $B = 0,6\text{ to }100\text{ Hz}$	V_n	$<$	0,5	0,5 μV

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.



(1) = shield lead connected to case

Accessories: 56246 (distance disc).

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)Voltages

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage (open source)	V_{DGO}	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V

Currents

Drain current	I_D	max.	10 mA
Gate current	I_G	max.	5 mA

Power dissipation

Total power dissipation up to $T_{amb} = 110\text{ }^{\circ}\text{C}$	P_{tot}	max.	150 mW
-----------------------------------------------------------------------	-----------	------	--------

Temperatures

Storage temperature	T_{stg}	-65 to +200	$^{\circ}\text{C}$
Junction temperature	T_j	max.	200 $^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient	$R_{th\ j-a}$	=	0.59 $^{\circ}\text{C}/\text{mW}$
--------------------------	---------------	---	-----------------------------------

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

CHARACTERISTICS

Gate cut-off current

		BFW12	BFW13
$-V_{GS} = 10\text{ V}; V_{DS} = 0$	$-I_{GSS}$	< 0.1	0.1 nA
$-V_{GS} = 10\text{ V}; V_{DS} = 0; T_j = 150\text{ }^\circ\text{C}$	$-I_{GSS}$	< 0.1	0.1 μA

Drain current ¹⁾

$V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}	> 1	0.2 mA
		< 5	1.5 mA

Gate-source voltage

$I_D = 50\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS}$	> 0.5	0.1 V
		< 2.0	1.0 V

Gate-source cut-off voltage

$I_D = 0.5\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	< 2.5	1.2 V
---------------------------------------------	--------------	-------	-------

y parameters at $f = 1\text{ kHz}; T_{amb} = 25\text{ }^\circ\text{C}$

$V_{DS} = 15\text{ V}; V_{GS} = 0$	Transfer admittance	$ y_{fs} $	> 2.0	1.0 mA/V
	Output admittance	$ y_{os} $	< 30	10 $\mu\text{A}/\text{V}$

$V_{DS} = 15\text{ V}; I_D = 500\text{ }\mu\text{A}$	Transfer admittance	$ y_{fs} $	> 1.5	- mA/V
	Output admittance	$ y_{os} $	< 10	- $\mu\text{A}/\text{V}$

$V_{DS} = 15\text{ V}; I_D = 200\text{ }\mu\text{A}$	Transfer admittance	$ y_{fs} $	> 0.5	0.5 mA/V
	Output admittance	$ y_{os} $	< 5	5 $\mu\text{A}/\text{V}$

$f = 1\text{ MHz}; T_{amb} = 25\text{ }^\circ\text{C}$



$V_{DS} = 15\text{ V}; V_{GS} = 0$	Input capacitance	C_{iss}	< 5	5 pF
	Feedback capacitance	C_{rs}	< 0.80	0.80 pF




Equivalent noise voltage

$V_{DS} = 15\text{ V}; I_D = 200\text{ }\mu\text{A}; T_{amb} = 25\text{ }^\circ\text{C}$ $B = 0.6\text{ to }100\text{ Hz}$	V_n	< 0.5	0.5 μV
-------------------------------------------------------------------------------------------------------------------------------	-------	-------	-------------------



¹⁾ Measured under pulse conditions.




BFW12
BFW13








BFW12
BFW13





BFW12
BFW13





N-CHANNEL SILICON FET

Symmetrical n-channel silicon planar epitaxial junction field-effect transistor in a TO-72 metal envelope with the shield lead connected to the case. The transistor is designed for general purpose amplifiers.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25 V
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	P_{tot}	max.	300 mW
Drain current	I_{DSS}		2 to 20 mA
Gate-source cut-off voltage	$-V(P)GS$	<	8 V
Feedback capacitance at $f = 1\text{ MHz}$	C_{rs}	<	2,0 pF
Transfer admittance (common source)	$ Y_{fs} $	>	1,6 mA/V
$V_{DS} = 15\text{ V}; V_{GS} = 0$			
$I_D = 1,0\text{ nA}; V_{DS} = 15\text{ V}$			
$V_{DS} = 15\text{ V}; V_{GS} = 0$			
$V_{DS} = 15\text{ V}; V_{GS} = 0; f = 10\text{ MHz}$			

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.



(1) = shield lead connected to case
 Accessories: 56246 (distance disc).

BFW61

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Voltages

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Drain-gate voltage (open source)	V_{DGO}	max.	25 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25 V

Currents

Drain current	I_D	max.	20 mA
Gate current	I_G	max.	10 mA

Power dissipation

Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	P_{tot}	max.	300 mW
--------------------------------------------------------------------	-----------	------	--------

Temperatures

Storage temperature	T_{stg}	-65 to +200	$^\circ\text{C}$
Junction temperature	T_j	max. 200	$^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient	$R_{th\ j-a}$	=	0.59 $^\circ\text{C}/\text{mW}$
--------------------------	---------------	---	---------------------------------

CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

Gate cut-off current

$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	1.0 nA
$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_j = 150\text{ }^\circ\text{C}$	$-I_{GSS}$	<	1.0 μA

Drain current 1)

$V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}	2 to	20 mA
------------------------------------	-----------	------	-------

Gate-source voltage

$I_D = 200\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS}$	0.5 to	7.5 V
------------------------------------------------------	-----------	--------	-------

Gate-source cut-off voltage

$I_D = 1.0\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	<	8 V
---------------------------------------------	--------------	---	-----

y parameters (common source)

$V_{DS} = 15\text{ V}; V_{GS} = 0$			
f = 1 kHz Transfer admittance	$ y_{fs} $	2.0 to 6.5	$\text{m}\Omega^{-1}$
Output admittance	$ y_{os} $	<	85 $\mu\Omega^{-1}$
f = 1 MHz Input capacitance	C_{is}	<	6 pF
Feedback capacitance	C_{rs}	<	2.0 pF
f = 10 MHz Transfer admittance	$ y_{fs} $	>	1.6 $\text{m}\Omega^{-1}$

1) Measured under pulsed conditions.

N-CHANNEL FETS



Silicon symmetrical n-channel junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for switching applications. The devices have the feature: low 'on' resistance at zero gate voltage.

QUICK REFERENCE DATA



Drain-source voltage	$\pm V_{DS}$	max.	40	V		
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	P_{tot}	max.	350	mW		
Drain current			BSV78	BSV79	BSV80	
$V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}	$>$	50	20	10	mA
Gate-source cut-off voltage						
$I_D = 1\text{ nA}; V_{GS} = 15\text{ V}$	$-V_{(P)GS}$	$>$	3,75	2,0	1,0	V
		$<$	11	7,0	5,0	V
Drain-source resistance (on) at $f = 1\text{ kHz}$						
$I_D = 0; V_{GS} = 0$	$r_{ds\ on}$	$<$	25	40	60	Ω
Feedback capacitance at $f = 1\text{ MHz}$						
$V_{DS} = 0; -V_{GS} = 10\text{ V}$	C_{rs}	$<$	5	5	5	pF
Turn-on time	t_{on}	$<$	10	18	30	ns
Turn-off time	t_{off}	$<$	10	16	32	ns

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-18.

Gate connected to case



Accessories: 56246 (distance disc).

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	40 V
Drain-gate voltage (open source)	V_{DGO}	max.	40 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	40 V
Forward gate current	I_G	max.	50 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	P_{tot}	max.	350 mW
Storage temperature	T_{stg}		-65 to +200 $^\circ\text{C}$
Operating junction temperature	T_j	max.	175 $^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	=	430 K/W
--------------------------------------	---------------	---	---------

CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

Gate cut-off current

$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	0.25	nA
$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_j = 150\text{ }^\circ\text{C}$	$-I_{GSS}$	<	0.5	μA

Drain cut-off current

$V_{DS} = 15\text{ V}; -V_{GS} = 12\text{ V}$	I_{DSX}	<	0.25	nA
$V_{DS} = 15\text{ V}; -V_{GS} = 12\text{ V}; T_j = 150\text{ }^\circ\text{C}$	I_{DSX}	<	0.5	μA

Drain current

BSV78 | BSV79 | BSV80

$V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}	>	50	20	10	mA
------------------------------------	-----------	---	----	----	----	----

Gate-source cut-off voltage

$I_D = 1\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	>	3.75	2.0	1.0	V
		<	11	7.0	5.0	V

Gate-source voltage

$I_D = 1.5\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS}$	>	3.5	1.75	0.75	V
		<	10	6.0	4.0	V

Drain-source voltage (on)

$I_D = 20\text{ mA}; V_{GS} = 0$	V_{DSon}	<	500			mV
$I_D = 10\text{ mA}; V_{GS} = 0$	V_{DSon}	<		400		mV
$I_D = 5\text{ mA}; V_{GS} = 0$	V_{DSon}	<			325	mV

Drain-source resistance (on) at $f = 1\text{ kHz}$

$I_D = 0; V_{GS} = 0$	$r_{ds\text{ on}}$	<	25	40	60	Ω
-----------------------	--------------------	---	----	----	----	----------

y parameters at $f = 1\text{ MHz}$ (common source)

$-V_{GS} = 10\text{ V}; V_{DS} = 0$						
Input capacitance	C_{is}	<	10	10	10	pF
Feedback capacitance	C_{rs}	<	5	5	5	pF

Switching times (see Fig. 2)

Turn-on time when switched from

-V_{GSMoff} = 11 V to I_{Don} = 20 mA; V_{DD} = 10 V (BSV78)

-V_{GSMoff} = 7 V to I_{Don} = 10 mA; V_{DD} = 10 V (BSV79)

-V_{GSMoff} = 5 V to I_{Don} = 5 mA; V_{DD} = 10 V (BSV80)

delay time

rise time

turn-on time

Turn-off time when switched from

I_{Don} = 20 mA to -V_{GSMoff} = 11 V; V_{DD} = 10 V (BSV78)

I_{Don} = 10 mA to -V_{GSMoff} = 7 V; V_{DD} = 10 V (BSV79)

I_{Don} = 5 mA to -V_{GSMoff} = 5 V; V_{DD} = 10 V (BSV80)

fall time

storage time

turn-off time

	BSV78	BSV79	BSV80
t _d	< 5	10	10 ns
t _r	< 5	8	20 ns
t _{on}	< 10	18	30 ns
t _f	< 6	11	24 ns
t _s	< 4	5	8 ns
t _{off}	< 10	16	32 ns





Fig. 2 Switching times test circuit and input and output waveforms.

$$R = \frac{10 - V_{DSon} (V)}{I_{Don} (A)} - 51$$

BSV78	BSV79	BSV80
R = 424	909	1885 Ω

Pulse generator:

R_i = 50 Ω

t_r < 0,5 ns


t_f < 5 ns



Oscilloscope:




R_i = 50 Ω



t_r < 1 ns

t_f < 1 ns









N-CHANNEL JUNCTION FIELD-EFFECT TRANSISTOR

Symmetrical n-channel, depletion type, silicon junction field-effect transistor, designed primarily for small-signal general purpose high-frequency amplifier applications. The 2N3822 features low gate leakage current and low input capacitance.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	50 V
Gate-source voltage	$-V_{GS}$	max.	50 V
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	P_{tot}	max.	300 mW
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}		2 to 10 mA
Transfer admittance (common source) $V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$	$ Y_{fs} $		3,0 to 6,5 mA/V
$V_{DS} = 15\text{ V}; V_{GS} = 0; f = 100\text{ MHz}$	$ Y_{fs} $	>	3,0 mA/V

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.



(1) Shield lead connected to case.

Accessories: 56246 (distance disc).

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	50 V
Drain-gate voltage	V_{DG}	max.	50 V
Gate-source voltage	$-V_{GS}$	max.	50 V
Gate current (d.c.)	I_G	max.	10 mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	300 mW
Storage temperature	T_{stg}		-65 to $+200^\circ\text{C}$
Junction temperature	T_j	max.	200°C

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	=	590 K/W
--------------------------------------	---------------	---	---------

CHARACTERISTICS with source connected to case for all measurements $T_{amb} = 25^\circ\text{C}$ unless otherwise specified

Gate cut-off current

$-V_{GS} = 30\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	0,1 nA
$-V_{GS} = 30\text{ V}; V_{DS} = 0; T_{amb} = 150^\circ\text{C}$	$-I_{GSS}$	<	0,1 μA

Drain current *

$V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}		2 to 10 mA
------------------------------------	-----------	--	------------

Gate-source breakdown voltage

$-I_G = 1\ \mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	>	50 V
-------------------------------------	----------------	---	------

Gate-source voltage

$V_{DS} = 15\text{ V}; I_D = 200\ \mu\text{A}$	$-V_{GS}$		1 to 4 V
------------------------------------------------	-----------	--	----------

Gate-source cut-off voltage

$V_{DS} = 15\text{ V}; I_D = 0,5\ \text{nA}$	$-V_{(P)GS}$	<	6 V
----------------------------------------------	--------------	---	-----

Small-signal common source characteristics $V_{DS} = 15\text{ V}; V_{GS} = 0$

Transfer admittance *

$f = 1\ \text{kHz}$	$ Y_{fs} $		3,0 to 6,5 mA/V
$f = 100\ \text{MHz}$	$ Y_{fs} $	>	3,0 mA/V

Output admittance at $f = 1\ \text{kHz}$ *

	$ Y_{os} $	<	20 $\mu\text{A/V}$
--	------------	---	--------------------

Input capacitance at $f = 1\ \text{MHz}$

	C_{is}	<	6 pF
--	----------	---	------

Feedback capacitance at $f = 1\ \text{MHz}$

	C_{rs}	<	3 pF
--	----------	---	------

Noise figure

$V_{DS} = 15\text{ V}; V_{GS} = 0; R_G = 1\ \text{M}\Omega$			
$f = 10\ \text{Hz}; B = 5\ \text{Hz}$	F	<	5 dB

Equivalent input noise voltage

$V_{DS} = 15\text{ V}; V_{GS} = 0$			
$f = 10\ \text{Hz}; B = 5\ \text{Hz}$	V_n	<	200 $\text{nV}/\sqrt{\text{Hz}}$

* Measured under pulse conditions: $t_p = 100\ \text{ms}; \delta < 0,1$.

N-CHANNEL JUNCTION FIELD-EFFECT TRANSISTOR

Symmetrical n-channel, depletion type, silicon planar epitaxial junction field-effect transistor in a TO-72 metal envelope, intended for v.h.f. amplifier and mixer applications in industrial service.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Gate-source voltage	$-V_{GS}$	max.	30 V
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	P_{tot}	max.	300 mW
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}		4 to 20 mA
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 15\text{ V}; V_{GS} = 0$	C_{rs}	<	2 pF
Transfer admittance (common source) $V_{DS} = 15\text{ V}; V_{GS} = 0; f = 200\text{ MHz}$	$ Y_{fs} $	>	3,2 mA/V
Noise figure at $f = 100\text{ MHz}$ $V_{DS} = 15\text{ V}; V_{GS} = 0; R_G = 1\text{ k}\Omega$	F	<	2,5 dB

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.



(1) Shield lead connected to case.

Accessories: 56246 (distance disc).

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage	V_{DG}	max.	30 V
Gate-source voltage	$-V_{GS}$	max.	30 V
Gate current (d.c.)	I_G	max.	10 mA
Total power dissipation up to $T_{amb} = 25^\circ C$	P_{tot}	max.	300 mW
Storage temperature	T_{stg}		-65 to + 200 °C
Junction temperature	T_j	max.	200 °C

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	=	590 K/W
--------------------------------------	---------------	---	---------

CHARACTERISTICS with source and shield connected to case for all measurements

$T_{amb} = 25^\circ C$ unless otherwise specified

Gate cut-off current

$-V_{GS} = 20\ V; V_{DS} = 0$	$-I_{GSS}$	<	0,5 nA
$-V_{GS} = 20\ V; V_{DS} = 0; T_{amb} = 150^\circ C$	$-I_{GSS}$	<	0,5 μA

Drain current *

$V_{DS} = 15\ V; V_{GS} = 0$	I_{DSS}		4 to 20 mA
------------------------------	-----------	--	------------

Gate-source breakdown voltage

$-I_G = 1\ \mu A; V_{DS} = 0$	$-V_{(BR)GSS}$	>	30 V
-------------------------------	----------------	---	------

Gate-source voltage

$I_D = 400\ \mu A; V_{DS} = 15\ V$	$-V_{GS}$		1,0 to 7,5 V
------------------------------------	-----------	--	--------------

Gate-source cut-off voltage

$V_{DS} = 15\ V; I_D = 0,5\ nA$	$-V_{(P)GS}$	<	8 V
---------------------------------	--------------	---	-----

Small-signal common source characteristics

$V_{DS} = 15\ V; V_{GS} = 0$

Transfer admittance *

$f = 1\ kHz$	$ Y_{fs} $		3,5 to 6,5 mA/V *
$f = 200\ MHz$	$ Y_{fs} $	>	3,2 mA/V

Output admittance at $f = 1\ kHz$ *

$ Y_{os} $	<	35 $\mu A/V$
------------	---	--------------

Input capacitance at $f = 1\ MHz$

C_{is}	<	6 pF
----------	---	------

Feedback capacitance at $f = 1\ MHz$

C_{rs}	<	2 pF
----------	---	------

Real part of input conductance at $f = 200\ MHz$

$Re(Y_{is})$	<	0,8 mA/V
--------------	---	----------

Real part of output conductance at $f = 200\ MHz$

$Re(Y_{os})$	<	0,2 mA/V
--------------	---	----------

Noise figure at $f = 100\ MHz$

$V_{DS} = 15\ V; V_{GS} = 0; R_G = 1\ k\Omega$	F	<	2,5 dB
------------------------------------------------	---	---	--------

* Measured under pulse conditions: $t_p = 100\ ms; \delta \leq 0,1$.

N-CHANNEL SILICON FET

Symmetrical n-channel planar epitaxial junction field-effect transistor in a TO-72 metal envelope with the shield lead connected to the case. The transistor is suitable in a variety of low power switching applications, e.g. in multiplexing systems.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V
Total power dissipation up to $T_{amb} = 25^\circ C$	P_{tot}	max.	300 mW
Drain current $V_{DS} = 20 V; V_{GS} = 0$	I_{DSS}	>	2 mA
Gate-source cut-off voltage $I_D = 10 nA; V_{DS} = 10 V$	$-V_{(P)GS}$		4 to 6 V
Feedback capacitance at $f = 1 MHz$ $V_{DS} = 0; V_{GS} = 7 V$	C_{rs}	<	1,5 pF
Drain-source resistance (on) at $f = 1 kHz$ $V_{GS} = 0; I_D = 0$	$r_{ds on}$	<	220 Ω

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.



(1) = shield lead connected to case

Accessories: 56246 (distance disc).

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Drain-gate voltage (open source)	V_{DGO}	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V

Current

Gate current	I_G	max.	10	mA
--------------	-------	------	----	----

Power dissipation

Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	P_{tot}	max.	300	mW
--------------------------------------------------------------------	-----------	------	-----	----

Temperatures

Storage temperature	T_{stg}	-55 to +200	$^\circ\text{C}$
Junction temperature	T_j	max. 200	$^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient	$R_{th\ j-a}$	=	0.59	$^\circ\text{C}/\text{mW}$
--------------------------	---------------	---	------	----------------------------

CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

Gate cut-off current

$-V_{GS} = 20\text{ V}; V_{DS} = 0$

$-I_{GSS} < 0.1\text{ nA}$

Drain current

$V_{DG} = 20\text{ V}; I_S = 0$

$I_{DGO} < 0.1\text{ nA}$

$V_{DG} = 20\text{ V}; I_S = 0; T_{amb} = 150\text{ }^\circ\text{C}$

$I_{DGO} < 0.2\text{ }\mu\text{A}$

Drain current ¹⁾

$V_{DS} = 20\text{ V}; V_{GS} = 0$

$I_{DSS} > 2\text{ mA}$

Gate-source breakdown voltage

$-I_G = 1.0\text{ }\mu\text{A}; V_{DS} = 0$

$-V_{(BR)GS} > 30\text{ V}$

Gate-source voltage

$I_D = 10\text{ nA}; V_{DS} = 10\text{ V}$

$-V_{(P)GS} = 4\text{ to }6\text{ V}$

Drain-source voltage

$I_D = 1.0\text{ mA}; V_{GS} = 0$

$V_{DS} < 0.25\text{ V}$

Drain cut-off current

$V_{DS} = 10\text{ V}; -V_{GS} = 7.0\text{ V}$

$I_D < 1.0\text{ nA}$

$V_{DS} = 10\text{ V}; -V_{GS} = 7.0\text{ V}; T_{amb} = 150\text{ }^\circ\text{C}$

$I_D < 2.0\text{ }\mu\text{A}$

Drain-source resistance (on) at $f = 1\text{ kHz}$

$V_{GS} = 0; I_D = 0$

$r_{ds\text{ on}} < 220\text{ }\Omega$

Input capacitance at $f = 1\text{ MHz}$

$V_{DS} = 20\text{ V}; V_{GS} = 0$

$C_{is} < 6\text{ pF}$

Feedback capacitance at $f = 1\text{ MHz}$

$V_{DS} = 0; V_{GS} = 7\text{ V}$

$C_{rs} < 1.5\text{ pF}$

CHARACTERISTICS (continued)



Switching times

$$V_{DD} = 1.5 \text{ V}; I_{D_{on}} = 1.0 \text{ mA}$$

$$V_{GS_{on}} = 0; -V_{GS_{off}} = 6 \text{ V}$$

delay time	t_d	<	20	ns
rise time	t_r	<	100	ns
turn off time	t_{off}	<	100	ns

Test circuit:



Pulse generator:

$$t_r < 1.0 \text{ ns}$$

$$t_f < 1.0 \text{ ns}$$

$$t_p = 1.0 \text{ } \mu\text{s}$$

$$\delta < 0.5$$

$$R_S = 50 \text{ } \Omega$$

Oscilloscope:

$$t_r < 10 \text{ ns}$$

$$R_i > 5 \text{ M}\Omega$$

$$C_i < 10 \text{ pF}$$

N-CHANNEL FETS

Silicon symmetrical n-channel depletion type junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for low power switching applications in industrial service.

QUICK REFERENCE DATA


Drain-source voltage	$\pm V_{DS}$	max.	40	V
Total power dissipation up to $T_{case} = 25\text{ }^\circ\text{C}$	P_{tot}	max	1,8	W
Drain current	I_{DSS}	>	30	8 mA
$V_{DS} = 20\text{ V}; V_{GS} = 0$			15	
Gate-source cut-off voltage	$-V(P)GS$	>	5,0	2,0
$I_D = 1\text{ nA}; V_{DS} = 20\text{ V}$		<	10	7,0
				5,0
Drain-source resistance (on) at $f = 1\text{ kHz}$	$r_{ds\ on}$	<	30	50
$I_D = 0; V_{GS} = 0$				80 Ω
Feedback capacitance at $f = 1\text{ MHz}$	C_{rs}	<	5,0 pF	
$V_{DS} = 0; -V_{GS} = 20\text{ V}$				
Turn-off time	t_{off}	<	40	ns
$V_{DD} = 3,0\text{ V}; V_{GS} = 0$			60	ns
$I_D = 6,6\text{ mA}; -V_{GSM} = 12\text{ V}$	2N4091		80	ns
$I_D = 4,0\text{ mA}; -V_{GSM} = 8\text{ V}$	2N4092			
$I_D = 2,5\text{ mA}; -V_{GSM} = 6\text{ V}$	2N4093			

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-18.

Gate connected to case



Accessories: 56246 (distance disc).

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages

Drain-source voltage	$\pm V_{DS}$	max.	40	V
Drain-gate voltage (open source)	V_{DGO}	max.	40	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	40	V

Current

Forward gate current (d. c.)	I_G	max.	10	mA
------------------------------	-------	------	----	----

Power dissipation

Total power dissipation up to $T_{case} = 25^\circ C$	P_{tot}	max.	1.8	W
-------------------------------------------------------	-----------	------	-----	---

Temperatures

Storage temperature	T_{stg}	-55 to +200	$^\circ C$
Junction temperature	T_j	max. 200	$^\circ C$

THERMAL RESISTANCE

From junction to case in free air	$R_{th\ j-c}$	=	0.1	$^\circ C/mW$
-----------------------------------	---------------	---	-----	---------------

CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

Drain current

$V_{DG} = 20\text{ V}; I_S = 0$	$I_{DGO} <$	0.2	nA
$V_{DG} = 20\text{ V}; I_S = 0; T_{amb} = 150\text{ }^{\circ}\text{C}$	$I_{DGO} <$	0.4	μA

Source current

$V_{SG} = 20\text{ V}; I_D = 0$	$I_{SGO} <$	0.2	nA
---------------------------------	-------------	-----	----

Drain cut-off current

		2N4091	2N4092	2N4093
$V_{DS} = 20\text{ V}; -V_{GS} = 12\text{ V}$	$I_{DSX} <$	0.2	-	- nA
$V_{DS} = 20\text{ V}; -V_{GS} = 8\text{ V}$	$I_{DSX} <$	-	0.2	- nA
$V_{DS} = 20\text{ V}; -V_{GS} = 6\text{ V}$	$I_{DSX} <$	-	-	0.2 nA
$V_{DS} = 20\text{ V}; -V_{GS} = 12\text{ V}; T_{amb} = 150\text{ }^{\circ}\text{C}$	$I_{DSX} <$	0.4	-	- μA
$V_{DS} = 20\text{ V}; -V_{GS} = 8\text{ V}; T_{amb} = 150\text{ }^{\circ}\text{C}$	$I_{DSX} <$	-	0.4	- μA
$V_{DS} = 20\text{ V}; -V_{GS} = 6\text{ V}; T_{amb} = 150\text{ }^{\circ}\text{C}$	$I_{DSX} <$	-	-	0.4 μA

Gate-source breakdown voltage

$-I_G = 1.0\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS} >$	40	40	40	V
---------------------------------------------	------------------	----	----	----	---

Drain current¹⁾

$V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS} >$	30	15	8	mA
------------------------------------	-------------	----	----	---	----

Gate-source cut-off voltage

$I_D = 1\text{ nA}; V_{DS} = 20\text{ V}$	$-V_{(P)GS} >$	5.0	2.0	1.0	V
	$<$	10	7.0	5.0	V

Drain-source voltage (on)

$I_D = 6.6\text{ mA}; V_{GS} = 0$	$V_{DSon} <$	0.2	-	-	V
$I_D = 4.0\text{ mA}; V_{GS} = 0$	$V_{DSon} <$	-	0.2	-	V
$I_D = 2.5\text{ mA}; V_{GS} = 0$	$V_{DSon} <$	-	-	0.2	V

Drain-source resistance (on)

$I_D = 1.0\text{ mA}; V_{GS} = 0$	$r_{DSon} <$	30	50	80	Ω
-----------------------------------	--------------	----	----	----	----------

Drain-source resistance (on) at $f = 1\text{ kHz}$

$I_D = 0; V_{GS} = 0$	$r_{ds\ on} <$	30	50	80	Ω
-----------------------	----------------	----	----	----	----------

¹⁾ Measured under pulsed conditions: $t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.03$

CHARACTERISTICS (continued)

$T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

y-parameters at $f = 1\text{ MHz}$ (common source)

Input capacitance

$V_{DS} = 20\text{ V} ; V_{GS} = 0$

$C_{is} < 16\text{ pF}$

Feedback capacitance

$V_{DS} = 0 ; -V_{GS} = 20\text{ V}$

$C_{rs} < 5\text{ pF}$

Switching times

$V_{DD} = 3.0\text{ V} ; V_{GS} = 0$


Delay time

Rise time


Turn-off time

	2N4091	2N4092	2N4093	
I_D	= 6,6	4,0	2,5	mA
$-V_{GSM}$	= 12	8	6	V
t_d	< 15	15	20	ns
t_r	< 10	20	40	ns
t_{off}	< 40	60	80	ns

Test circuit:



$$R = \frac{2,8}{I_D}$$



Pulse generator:

Oscilloscope:

t_r	<	1	ns
t_f	<	1	ns
t_p	=	1,0	μs
δ	=	0,1	
R_S	=	50	Ω

t_R	<	0,4	ns
R_i	>	9,8	M Ω
C_i	<	1,7	pF

N-CHANNEL FETS

Silicon symmetrical n-channel depletion type junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for low power, chopper or switching, application in industrial service.

QUICK REFERENCE DATA



Drain-source voltage	$\pm V_{DS}$	max.	40	V	
Total power dissipation up to $T_{case} = 25\text{ }^{\circ}\text{C}$	P_{tot}	max.	1,8	W	
Drain current			2N4391	2N4392	2N4393
$V_{DS} = 20\text{ V}; V_{GS} = 0$	I_{DSS}	>	50	25	5 mA
Gate-source cut-off voltage					
$I_D = 1\text{ nA}; V_{DS} = 20\text{ V}$	$-V_{(P)GS}$	>	4,0	2,0	0,5 V
		<	10	5,0	3,0 V
Drain-source resistance (on) at $f = 1\text{ kHz}$					
$I_D = 1\text{ mA}; V_{GS} = 0$	$r_{ds\ on}$	<	30	60	100 Ω
Feedback capacitance at $f = 1\text{ MHz}$					
$V_{DS} = 0; -V_{GS} = 12\text{ V}$	C_{rs}	<	3,5	3,5	3,5 pF
$V_{DS} = 0; -V_{GS} = 7\text{ V}$					
$V_{DS} = 0; -V_{GS} = 5\text{ V}$					
Turn-off time					
$V_{DD} = 10\text{ V}; V_{GS} = 0$	t_{off}	<	20	—	— ns
$I_D = 12\text{ mA}; -V_{GSM} = 12\text{ V}$					
$I_D = 6,0\text{ mA}; -V_{GSM} = 7\text{ V}$					
$I_D = 3,0\text{ mA}; -V_{GSM} = 5\text{ V}$		<	—	—	50 ns

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-18.

Gate connected to case



Accessories: 56246 (distance disc).

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages

Drain-source voltage	$\pm V_{DS}$	max.	40	V
Drain-gate voltage (open source)	V_{DGO}	max.	40	V
Gate-source voltage	$-V_{GSO}$	max.	40	V

Current

Gate current (d. c.)	I_G	max.	50	mA
----------------------	-------	------	----	----

Power dissipation

Total power dissipation up to $T_{Case} = 25^\circ C$	P_{tot}	max.	1.8	W
-------------------------------------------------------	-----------	------	-----	---

Temperatures

Storage temperature	T_{stg}	-65 to	200	$^\circ C$
Junction temperature	T_j	max.	200	$^\circ C$

Thermal resistance

From junction to case in free air	$R_{th\ j-c}$	=	0.1	$^\circ C/mW$
-----------------------------------	---------------	---	-----	---------------

CHARACTERISTICS

$T_{amb} = 25^\circ C$ unless otherwise specified

Gate cut-off current

$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS} <$	0.1	nA
$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_{amb} = 150^\circ C$	$-I_{GSS} <$	0.2	μA

Drain cut-off current

		2N4391	2N4392	2N4393	
$V_{DS} = 20\text{ V}; -V_{GS} = 12\text{ V}$	$I_{DSX} <$	0.1	-	-	nA
$V_{DS} = 20\text{ V}; -V_{GS} = 7\text{ V}$	$I_{DSX} <$	-	0.1	-	nA
$V_{DS} = 20\text{ V}; -V_{GS} = 5\text{ V}$	$I_{DSX} <$	-	-	0.1	nA
$V_{DS} = 20\text{ V}; -V_{GS} = 12\text{ V}; T_{amb} = 150^\circ C$	$I_{DSX} <$	0.2	-	-	μA
$V_{DS} = 20\text{ V}; -V_{GS} = 7\text{ V}; T_{amb} = 150^\circ C$	$I_{DSX} <$	-	0.2	-	μA
$V_{DS} = 20\text{ V}; -V_{GS} = 5\text{ V}; T_{amb} = 150^\circ C$	$I_{DSX} <$	-	-	0.2	μA

CHARACTERISTICS (continued)

$T_{amb} = 25^{\circ}C$ unless otherwise specified

	2N4391	2N4392	2N4393	
<u>Drain current</u> ¹⁾				
$V_{DS} = 20 V; V_{GS} = 0$	$I_{DSS} > 50$	-	-	mA
	$I_{DSS} < 150$	-	-	mA
$V_{DS} = 20 V; V_{GS} = 0$	$I_{DSS} > -$	25	-	mA
	$I_{DSS} < -$	75	-	mA
$V_{DS} = 20 V; V_{GS} = 0$	$I_{DSS} > -$	-	5	mA
	$I_{DSS} < -$	-	30	mA
<u>Gate-source breakdown voltage</u>				
$-I_G = 1 \mu A; V_{DS} = 0$	$-V_{(BR)GSS} >$	40	40	V
<u>Gate-source voltage</u>				
$I_G = 1 mA; V_{DS} = 0$	$V_{GSon} <$	1.0	1.0	V
<u>Gate-source cut-off voltage</u>				
$I_D = 1 nA; V_{DS} = 20 V$	$-V_{(P)GS} >$	4.0	2.0	0.5 V
	$-V_{(P)GS} <$	10	5.0	3.0 V
<u>Drain-source voltage (on)</u>				
$I_D = 12 mA; V_{GS} = 0$	$V_{DSon} <$	0.4	-	V
$I_D = 6.0 mA; V_{GS} = 0$	$V_{DSon} <$	-	0.4	V
$I_D = 3.0 mA; V_{GS} = 0$	$V_{DSon} <$	-	-	0.4 V
<u>Drain-source resistance (on)</u>				
$I_D = 1 mA; V_{GS} = 0$	$r_{DSon} <$	30	60	100 Ω
<u>Drain-source resistance (on) at $f = 1 kHz$</u>				
$I_D = 0; V_{GS} = 0$	$r_{dson} <$	30	60	100 Ω
<u>y parameters at $f = 1 MHz$ (common source)</u>				
<u>Input capacitance</u>				
$V_{DS} = 20 V; V_{GS} = 0$	$C_{is} <$	14	14	14 pF
<u>Feedback capacitance</u>				
$-V_{GS} = 12 V; V_{DS} = 0$	$C_{rs} <$	3.5	-	pF
$-V_{GS} = 7 V; V_{DS} = 0$	$C_{rs} <$	-	3.5	pF
$-V_{GS} = 5 V; V_{DS} = 0$	$C_{rs} <$	-	-	3.5 pF

¹⁾ measured under pulsed conditions: $t_p = 100 \mu s; \delta = 0.01$

CHARACTERISTICS (continued)

T_{amb} = 25 °C unless otherwise specified


Switching times

V_{DD} = 10V; V_{GS} = 0

Rise time
Turn on time
Fall time
Turn off time

	2N4391	2N4392	2N4393	
I _D	= 12	6.0	3.0	mA
-V _{GSM}	= 12	7	5	V
t _r	< 5	5	5	ns
t _{on}	< 15	15	15	ns
t _f	< 15	20	30	ns
t _{off}	< 20	35	50	ns

Test circuit:




$$R = \frac{9.6}{I_D} - 51 \Omega$$

Pulse generator:

- t_r < 0.5 ns
- t_f < 0.5 ns
- t_p = 100 μs
- δ = 0.01

Oscilloscope:

$$R_i = 50 \Omega$$



N-CHANNEL FETS

Silicon symmetrical n-channel depletion type junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for low power, chopper or switching, applications in industrial service.

QUICK REFERENCE DATA



Drain-source voltage	2N4856 to 2N4858	$\pm V_{DS}$	max.	40	V	
	2N4859 to 2N4861	$\pm V_{DS}$	max.	30	V	
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$		P_{tot}	max.	360	mW	
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$		I_{DSS}	>	2N4856	50	
				2N4857	20	
Gate-source cut-off voltage $I_D = 0,5\text{ nA}; V_{DS} = 15\text{ V}$		$-V_{(P)GS}$	>	2N4856	4	
				2N4857	2	
Drain-source resistance (on) at $f = 1\text{ kHz}$ $I_D = 0; V_{GS} = 0$		$r_{ds\ on}$	<	2N4856	25	
				2N4857	40	
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 0; -V_{GS} = 10\text{ V}$		C_{rs}	<	2N4856	8	
				2N4857	8	
Turn-off time $V_{DD} = 10\text{ V}; V_{GS} = 0$	$I_D = 20\text{ mA}; -V_{GSM} = 10\text{ V}$	2N4856; 2N4859	t_{off}	<	25	ns
	$I_D = 10\text{ mA}; -V_{GSM} = 6\text{ V}$	2N4857; 2N4860	t_{off}	<	50	ns
	$I_D = 5\text{ mA}; -V_{GSM} = 4\text{ V}$	2N4858; 2N4861	t_{off}	<	100	ns

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-18

Gate connected to case



Accessories: 56246 (distance disc).

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

		2N4856	2N4859	
		2N4857	2N4860	
		2N4858	2N4861	
<u>Voltages</u>				
Drain-source voltage	$\pm V_{DS}$	max. 40	30	V
Drain-gate voltage (open source)	V_{DGO}	max. 40	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max. 40	30	V
<u>Current</u>				
Gate current (d.c.)	I_G	max.	50	mA
<u>Power dissipation</u>				
Total power dissipation up to $T_{amb} = 25^\circ C$	P_{tot}	max.	360	mW
<u>Temperatures</u>				
Storage temperature	T_{stg}	-65 to	+200	$^\circ C$
Junction temperature	T_j	max.	200	$^\circ C$
THERMAL RESISTANCE				
From junction to ambient in free air	$R_{th j-a}$	=	0.49	$^\circ C/mW$

CHARACTERISTICS

$T_{amb} = 25^{\circ}C$ unless otherwise specified

		2N4856	2N4859	
		2N4857	2N4860	
		2N4858	2N4861	
<u>Gate cut-off current</u>				
$-V_{GS} = 20V; V_{DS} = 0$	$-I_{GSS} <$	0.25	-	nA
$-V_{GS} = 15V; V_{DS} = 0$	$-I_{GSS} <$	-	0.25	nA
$-V_{GS} = 20V; V_{DS} = 0; T_{amb} = 150^{\circ}C$	$-I_{GSS} <$	0.5	-	μA
$-V_{GS} = 15V; V_{DS} = 0; T_{amb} = 150^{\circ}C$	$-I_{GSS} <$	-	0.5	μA
<u>Drain cut-off current</u>				
$V_{DS} = 15V; -V_{GS} = 10V$	$I_{DSX} <$	0.25	0.25	nA
$V_{DS} = 15V; -V_{GS} = 10V; T_{amb} = 150^{\circ}C$	$I_{DSX} <$	0.5	0.5	μA
<u>Drain current ¹⁾</u>				
$V_{DS} = 15V; V_{GS} = 0$	$I_{DSS} >$	50	20	8 mA
	$I_{DSS} <$	-	100	80 mA
<u>Gate-source breakdown voltage</u>				
$-I_G = 1 \mu A; V_{DS} = 0$	$-V_{(BR)GSS}$	40	30	V
<u>Gate-source cut-off voltage</u>				
$I_D = 0.5 \text{ nA}; V_{DS} = 15V$	$-V_{(P)GS} >$	4	2	0.8 V
	$-V_{(P)GS} <$	10	6	4 V
<u>Drain-source voltage (on)</u>				
$I_D = 20 \text{ mA}; V_{GS} = 0$	$V_{DSon} <$	0.75	-	V
$I_D = 10 \text{ mA}; V_{GS} = 0$	$V_{DSon} <$	-	0.50	V
$I_D = 5 \text{ mA}; V_{GS} = 0$	$V_{DSon} <$	-	-	0.50 V
<u>Drain-source resistance (on) at $f = 1 \text{ kHz}$</u>				
$I_D = 0; V_{GS} = 0$	$r_{dson} <$	25	40	60 Ω

¹⁾ measured under pulsed conditions: $t_p = 100 \text{ ms}; \delta \leq 0.1$

2N4856 to 4861

y-parameters (common source).

$$V_{DS} = 0; -V_{GS} = 10 \text{ V}; f = 1 \text{ MHz}$$

Input capacitance

Feedback capacitance

C_{is}	<	18	pF
C_{rs}	<	8	pF

Switching times (see Figs 2 and 3)

$$V_{DD} = 10 \text{ V}; V_{GS} = 0$$

Drain current

Gate-source voltage (peak value)

Delay time

Rise time

Turn-off time

	2N4856 2N4859	2N4857 2N4860	2N4858 2N4861	
I_D	= 20	10	5	mA
$-V_{GSM}$	= 10	6	4	V
t_d	< 6	6	10	ns
t_r	< 3	4	10	ns
t_{off}	< 25	50	100	ns




Fig. 2 Switching times test circuit.

2N4856 2N4859	2N4857 2N4860	2N4858 2N4861
R = 464	953	1910 Ω

Pulse generator:

$$t_r \leq 1 \text{ ns}$$

$$t_f \leq 1 \text{ ns}$$

$$\delta = 0,02$$

$$Z_o = 50 \Omega$$




Fig. 3 Input and output waveforms.

Oscilloscope:

$$t_r \leq 0,75 \text{ ns}$$

$$R_i \geq 1 \text{ M}\Omega$$

$$C_i \leq 2,5 \text{ pF}$$

MOS-FETS



DEVELOPMENT SAMPLE DATA

This information is derived from development samples made available for evaluation. It does not necessarily imply that the device will go into regular production.

BF960

SILICON N-CHANNEL DUAL GATE MOS-FET


Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for use in u.h.f. applications in television tuners and professional communication equipment. This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

QUICK REFERENCE DATA

Drain-source voltage	V_{DS} max.	20 V
Drain current (peak value)	I_{DM} max.	30 mA
Total power dissipation up to $T_{amb} = 75\text{ }^{\circ}\text{C}$	P_{tot} max.	225 mW
Junction temperature	T_j max.	150 $^{\circ}\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 7\text{ mA}$; $V_{DS} = 10\text{ V}$; $+V_{G2-S} = 4\text{ V}$	$ Y_{fs} $ typ.	12 mA/V
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 7\text{ mA}$; $V_{DS} = 10\text{ V}$; $+V_{G2-S} = 4\text{ V}$	C_{rs} typ.	25 fF
Noise figure at $G_S = 2\text{ mA/V}$ $I_D = 7\text{ mA}$; $V_{DS} = 10\text{ V}$; $+V_{G2-S} = 4\text{ V}$; $f = 800\text{ MHz}$	F typ.	2,8 dB ←
Power gain at $f = 800\text{ MHz}$ $I_D = 7\text{ mA}$; $V_{DS} = 10\text{ V}$; $+V_{G2-S} = 4\text{ V}$; $G_S = 2\text{ mA/V}$; $G_L = 1\text{ mA/V}$	G_p typ.	16,5 dB ←

MECHANICAL DATA

Fig. 1 SOT-103.



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)


Drain-source voltage	V_{DS}	max.	20 V
Drain current (d.c. or average)	I_D	max.	20 mA
Drain current (peak value)	I_{DM}	max.	30 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	P_{tot}	max.	225 mW
Storage temperature	T_{stg}	-65 to +150	$^\circ\text{C}$
Junction temperature	T_j	max.	150 $^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air
mounted on the printed-circuit board

$R_{th\ j-a} = 335\text{ K/W}$

Dimensions in mm



(1) Connection made by a strip or Cu wire.

Fig. 2 Single-sided 35 μm Cu-clad epoxy fibre-glass printed-circuit board, thickness 1,5 mm. Tracks are fully tin-lead plated. Board in horizontal position for R_{th} measurement.

STATIC CHARACTERISTICS

 $T_{amb} = 25\text{ }^{\circ}\text{C}$

Gate cut-off currents

$$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0 \quad \pm I_{G1-SS} < 50\text{ nA}$$

$$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0 \quad \pm I_{G2-SS} < 50\text{ nA}$$

Gate-source breakdown voltages

$$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0 \quad \pm V_{(BR)G1-SS} \quad 6,0\text{ to }20\text{ V}$$

$$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0 \quad \pm V_{(BR)G2-SS} \quad 6,0\text{ to }20\text{ V}$$

Drain current*

$$V_{DS} = 10\text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4\text{ V} \quad I_{DSS} \quad 2\text{ to }20\text{ mA}$$

Gate-source cut-off voltages

$$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V} \quad -V_{(P)G1-S} < 2,7\text{ V}$$

$$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0 \quad -V_{(P)G2-S} < 2,7\text{ V}$$

DYNAMIC CHARACTERISTICS

Measuring conditions (common source): $I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^{\circ}\text{C}$ Transfer admittance at $f = 1\text{ kHz}$

$$|Y_{fs}| > 9,5\text{ mA/V}$$

←

Input capacitance at gate 1; $f = 1\text{ MHz}$

$$C_{ig1-s} \quad \text{typ. } 1,8\text{ pF}$$

Input capacitance at gate 2; $f = 1\text{ MHz}$

$$C_{ig2-s} \quad \text{typ. } 1,0\text{ pF}$$

Feedback capacitance at $f = 1\text{ MHz}$

$$C_{rs} \quad \text{typ. } 25\text{ fF}$$

Output capacitance at $f = 1\text{ MHz}$

$$C_{os} \quad \text{typ. } 0,9\text{ pF}$$

Noise figure at $G_S = 2\text{ mA/V}$

$$f = 200\text{ MHz} \quad F \quad \text{typ. } 1,6\text{ dB}$$

←

$$f = 800\text{ MHz} \quad F \quad \text{typ. } 2,8\text{ dB}$$

Power gain at $G_S = 2\text{ mA/V}$

$$G_L = 0,5\text{ mA/V}; f = 200\text{ MHz} \quad G_p \quad \text{typ. } 23\text{ dB}$$

←

$$G_L = 1\text{ mA/V}; f = 800\text{ MHz} \quad G_p \quad \text{typ. } 16,5\text{ dB}$$

←

DEVELOPMENT I SAMPLE DATA

* Measured under pulse conditions.

SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for v.h.f. applications, such as v.h.f. television tuners, f.m. tuners and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.


QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	20 V
Drain current	I_D	max.	20 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	P_{tot}	max.	225 mW
Junction temperature	T_j	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$ Y_{fs} $	typ.	14 mA/V
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	C_{rs}	typ.	20 fF ←
Noise figure at optimum source admittance $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; f = 200\text{ MHz}$	F	typ.	0,7 dB ←

MECHANICAL DATA

Dimensions in mm

Fig. 1a* SOT-103.




* This envelope will be introduced in the course of 1980, until then the BF981 will be supplied in a symmetrical X-package (Fig. 1b).

MECHANICAL DATA (continued)

Dimensions in mm

Fig. 1b SOT-103.



(1) = type number marking.

RATINGS


Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	20 V
Drain current (d.c. or average)	I_D	max.	20 mA
Drain current (peak value)	I_{DM}	max.	30 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	P_{tot}	max.	225 mW
Storage temperature	T_{stg}	-65 to +150	$^\circ\text{C}$
Junction temperature	T_j	max.	150 $^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air
mounted on the printed-circuit board (see Fig. 2)

$R_{th\ j-a}$	=	335 K/W
---------------	---	---------



Dimensions in mm

(1) Connection made by a strip or Cu wire.

Fig. 2 Single-sided 35 μ m Cu-clad epoxy fibre-glass printed-circuit board, thickness 1,5 mm. Tracks are fully tin-lead plated. Board in horizontal position for R_{th} measurement.

STATIC CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

Gate cut-off currents

$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$
 $\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$

$\pm I_{G1-SS} < 50\text{ nA}$
 $\pm I_{G2-SS} < 50\text{ nA}$

Gate-source breakdown voltages

$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$
 $\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$

$\pm V_{(BR)G1-SS} > 6\text{ V}$
 $\pm V_{(BR)G2-SS} > 6\text{ V}$

Drain current

$V_{DS} = 10\text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$

$I_{DSS} \quad 4\text{ to }25\text{ mA}$

Gate-source cut-off voltages

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$
 $I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$

$-V_{(P)G1-S} < 2,5\text{ V}$
 $-V_{(P)G2-S} < 2,5\text{ V}$

DYNAMIC CHARACTERISTICS

Measuring conditions (common source): $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^{\circ}\text{C}$

Transfer admittance at $f = 1\text{ kHz}$

$|Y_{fs}| > 10\text{ mA/V}$
 typ. 14 mA/V

Input capacitance at gate 1; $f = 1\text{ MHz}$

C_{ig1-s} typ. 2,1 pF

Input capacitance at gate 2; $f = 1\text{ MHz}$

C_{ig2-s} typ. 1,0 pF

Feedback capacitance at $f = 1\text{ MHz}$

C_{rs} typ. 20 fF

Output capacitance at $f = 1\text{ MHz}$

C_{os} typ. 1,1 pF

Noise figure at $f = 100\text{ MHz}; G_S = 1\text{ mA/V}$

F typ. 0,7 dB
 $< 1,7\text{ dB}$

Noise figure at $f = 200\text{ MHz}; G_S = 2\text{ mA/V}$

F typ. 1,0 dB
 $< 2,0\text{ dB}$

Transducer gain at $f = 100\text{ MHz}; G_S = 1\text{ mA/V}; G_L = 0,5\text{ mA/V}$

G_{tr} typ. 29 dB

Transducer gain at $f = 200\text{ MHz}; G_S = 2\text{ mA/V}; G_L = 0,5\text{ mA/V}$

G_{tr} typ. 26 dB




Fig. 3 Left-hand graph: $V_{DS} = 10 \text{ V}$; $V_{G2-S} = +4 \text{ V}$; $T_{amb} = 25 \text{ }^\circ\text{C}$. Right-hand graph: $V_{G2-S} = +4 \text{ V}$; $T_{amb} = 25 \text{ }^\circ\text{C}$.




Fig. 4 $V_{DS} = 10 \text{ V}$; $V_{G2-S} = +4 \text{ V}$; $T_{amb} = 25 \text{ }^\circ\text{C}$.




Fig. 5 $V_{DS} = 10 \text{ V}$; $V_{G2-S} = +4 \text{ V}$; $f = 1 \text{ kHz}$; $T_{amb} = 25 \text{ }^\circ\text{C}$.




Fig. 6.




Fig. 7.




Fig. 8.

Measuring conditions:

Fig. 6 $V_{DS} = 10$ V; $V_{G2-S} = +4$ V; $f = 1$ MHz; $T_{amb} = 25$ °C.

Fig. 7 $V_{DS} = 10$ V; $V_{G1-S} = 0$; $f = 1$ MHz; $T_{amb} = 25$ °C.

Fig. 8 $V_{G2-S} = +4$ V; $I_D = 10$ mA; $f = 1$ MHz; $T_{amb} = 25$ °C.

Measuring conditions for Figs 9 to 12: $V_{DS} = 10\text{ V}$; $I_D = 10\text{ mA}$; $V_{G2-S} = +4\text{ V}$; $T_{amb} = 25\text{ }^\circ\text{C}$.




Fig. 9.




Fig. 10.




Fig. 11.




Fig. 12.




Fig. 13 $V_{DS} = 10$ V; $V_{G2-S} = +4$ V; $I_D = 10$ mA; $f = 100$ MHz; $T_{amb} = 25$ °C; circles of typical constant noise figures.




Fig. 14 $V_{DS} = 10$ V; $V_{G2-S} = +4$ V; $I_D = 10$ mA; $f = 200$ MHz; $T_{amb} = 25$ °C; circles of typical constant noise figures.

Measuring conditions for Figs 9 to 12: $V_{DS} = 10\text{ V}$; $I_D = 10\text{ mA}$; $V_{G2-S} = +4\text{ V}$; $T_{amb} = 25\text{ }^\circ\text{C}$.




Fig. 15 Automatic gain control test circuit at $f = 200\text{ MHz}$ (see also Fig. 16).
 $V_{DD} = 16\text{ V}$; $G_S = 2\text{ mA/V}$; $G_L = 0,5\text{ mA/V}$.




Fig. 16 $V_{DD} = 16\text{ V}$; $f = 200\text{ MHz}$;
 $T_{amb} = 25\text{ }^\circ\text{C}$; typical values;
 see also Fig. 15.

N-CHANNEL INSULATED GATE MOS-FET

Depletion type field-effect transistor in a TO-72 metal envelope with the substrate connected to the case. It is intended for linear applications in the audio as well as the i.f. and v.h.f. frequency region, and in cases where high input impedance, low gate leakage currents and low noise figures are of importance.


QUICK REFERENCE DATA

Drain-substrate voltage	V_{DB}	max.	30 V
Gate-substrate voltage (continuous)	$\pm V_{GB}$	max.	10 V
Drain current $V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}		10 to 40 mA
Transfer admittance $I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; f = 1 \text{ kHz}$	$ Y_{fs} $	>	6 mA/V
Feedback capacitance $I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; f = 1 \text{ MHz}$	C_{rs}	<	0,7 pF
Noise figure at $f = 200 \text{ MHz}$ $I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; T_{amb} = 25 \text{ }^\circ\text{C}$ $G_S = 1 \text{ mA/V}; B_S = B_{Sopt}$	F	<	5 dB
Equivalent noise voltage at $f = 1 \text{ kHz}$ $I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; T_{amb} = 25 \text{ }^\circ\text{C}$	V_n/\sqrt{B}	typ.	100 nV $\sqrt{\text{Hz}}$

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.



(1) = substrate (b) connected to case

Accessories: 56246 (distance disc).

Note

To safeguard the gates against damage due to accumulation of static charge during transport or handling, the leads are encircled by a ring of conductive rubber which should be removed just after the transistor is soldered into the circuit.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-substrate voltage	V_{DB}	max.	30 V
Source-substrate voltage	V_{SB}	max.	30 V
Gate-substrate voltage (continuous)	$\pm V_{GB}$	max.	10 V
Repetitive peak gate to all other terminals voltage $V_{SB} = V_{DB} = 0; f > 100 \text{ Hz}$	V_{G-N}	max.	15 V
		min.	-15 V
Drain current (d.c.)	I_D	max.	20 mA
→ Drain current (peak value) $t_p = 20 \text{ ms}; \delta = 0,1$	I_{DM}	max.	50 mA
Total power dissipation up to $T_{amb} = 25 \text{ }^\circ\text{C}$	P_{tot}	max.	200 mW
Storage temperature	T_{stg}		-65 to + 125 $^\circ\text{C}$
Junction temperature	T_j	max.	125 $^\circ\text{C}$
THERMAL RESISTANCE			
From junction to ambient in free air	$R_{th\ j-a}$	=	500 K/W

CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

Gate currents; $V_{BS} = 0$

$-V_{GS} = 10\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	10	pA
$V_{GS} = 10\text{ V}; V_{DS} = 0$	I_{GSS}	<	10	pA
$-V_{GS} = 10\text{ V}; V_{DS} = 0; T_j = 125\text{ }^\circ\text{C}$	$-I_{GSS}$	<	200	pA
$V_{GS} = 10\text{ V}; V_{DS} = 0; T_j = 125\text{ }^\circ\text{C}$	I_{GSS}	<	200	pA

Bulk currents; $V_{GB} = 0$

$-V_{BD} = 30\text{ V}; I_S = 0$	$-I_{BDO}$	<	10	μA
$-V_{BS} = 30\text{ V}; I_D = 0$	$-I_{BSO}$	<	10	μA

Drain current

$V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}	10 to	40	mA
------------------------------------	-----------	-------	----	----

Gate-source voltage

$I_D = 100\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{GS}$	0.5 to	3.5	V
---------------------------------------------	-----------	--------	-----	---

Gate-source cut-off voltage

$I_D = 100\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	<	4	V
---------------------------------------------	--------------	---	---	---

y parameters $T_{amb} = 25\text{ }^\circ\text{C}$

$I_D = 5\text{ mA}; V_{DS} = 15\text{ V}$

Transfer admittance at $f = 1\text{ kHz}$	$ Y_{fs} $	>	6	mA/V
Output admittance at $f = 1\text{ kHz}$	$ Y_{os} $	<	0.4	mA/V
Input capacitance at $f = 1\text{ MHz}$	C_{is}	<	5	pF
Feedback capacitance at $f = 1\text{ MHz}$	C_{rs}	<	0.7	pF
Output capacitance at $f = 1\text{ MHz}$	C_{os}	<	3	pF

Noise figure at $f = 200\text{ MHz}$ $T_{amb} = 25\text{ }^\circ\text{C}$



$I_D = 5\text{ mA}; V_{DS} = 15\text{ V}$




$G_S = 1\text{ m}\Omega^{-1}; B_S = B_{Sopt}$	F	<	5	dB
-----------------------------------------------	---	---	---	----





Equivalent noise voltage $T_{amb} = 25\text{ }^\circ\text{C}$

$I_D = 5\text{ mA}; V_{DS} = 15\text{ V}; f = 120\text{ Hz}$	V_n/\sqrt{B}	typ.	300	nV/ $\sqrt{\text{Hz}}$
$f = 1\text{ kHz}$	V_n/\sqrt{B}	typ.	100	nV/ $\sqrt{\text{Hz}}$
$f = 10\text{ kHz}$	V_n/\sqrt{B}	typ.	35	nV/ $\sqrt{\text{Hz}}$











7Z62209



7Z62225



SILICON N-CHANNEL DUAL IG-MOS-FET

Depletion type field-effect transistor in a TO-72 metal envelope with source and substrate connected to the case, intended for a wide range of v.h.f. applications, such as v.h.f. television tuners, f.m. tuners, as well as for applications in communication, instrumentation and control.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

The tetrode configuration, a series arrangement of two gate controlled channels, offers:

- very low feedback capacitance providing the possibility of more than 40 dB gain control in r.f. amplifiers requiring negligible a.g.c. power.
- excellent signal handling capability over the entire gain control range.
- low noise figure combined with high gain.

QUICK REFERENCE DATA


Drain-source voltage	V_{DS}	max.	20 V
Drain current	I_D	max.	50 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	P_{tot}	max.	300 mW
Junction temperature	T_j	max.	175 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$ Y_{fs} $	typ.	15 mA/V
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	C_{rs}	typ.	30 fF
Noise figure at optimum source admittance $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$ $G_S = 1,2\text{ mA/V}; -B_S = 5,7\text{ mA/V}; f = 200\text{ MHz}$	F	typ.	2,3 dB

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.

Source and substrate connected to the case.



Accessories: 56246 (distance disc).

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltage

Drain-source voltage V_{DS} max. 20 V

Currents

Drain current (d.c. or average) I_D max. 50 mA

Drain current (peak value) I_{DM} max. 100 mA

Gate 1-source current $\pm I_{G1-S}$ max. 10 mA

Gate 2-source current $\pm I_{G2-S}$ max. 10 mA

Power dissipation

Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ P_{tot} max. 300 mW

Temperatures

Storage temperature T_{stg} -65 to +175 $^\circ\text{C}$

Junction temperature T_j max. 175 $^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air $R_{th\ j-a} = 0,5\text{ }^\circ\text{C/mW}$

STATIC CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

Gate cut-off currents

$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	<	10	nA
$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0; T_j = 150\text{ }^{\circ}\text{C}$	$\pm I_{G1-SS}$	<	10	μA
$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	<	10	nA
$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0; T_j = 150\text{ }^{\circ}\text{C}$	$\pm I_{G2-SS}$	<	10	μA

Gate-source breakdown voltages

$\pm I_{G1-SS} = 0,1\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	6,0 to 20	V
$\pm I_{G2-SS} = 0,1\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	6,0 to 20	V

Drain current

$V_{DS} = 10\text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4\text{ V}$	I_{DSS}	20 to 55	mA ¹⁾
--------------------------------------------------------------	-----------	----------	------------------

Gate 1-source voltage

$I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{G1-S}$	0,6 to 2,1	V
--------------------------------------------------------------------	-------------	------------	---

Gate-source cut-off voltages

$I_D = 10\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	1,5 to 3,8	V
$I_D = 10\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	1,5 to 3,4	V

¹⁾ Measured under pulse conditions.

DYNAMIC CHARACTERISTICS

Measuring conditions (common source): $I_D = 10 \text{ mA}$; $V_{DS} = 10 \text{ V}$; $+V_{G2-S} = 4 \text{ V}$; $T_{amb} = 25 \text{ }^\circ\text{C}$

<u>Transfer admittance</u> at $f = 1 \text{ kHz}$	$ y_{fs} $	>	12	mA/V
		typ.	15	mA/V

<u>Input capacitance</u> at $f = 1 \text{ MHz}$	C_{is}	typ.	5,5	pF
-------------------------------------------------	----------	------	-----	----

<u>Feedback capacitance</u> at $f = 1 \text{ MHz}$	C_{rs}	typ.	30	fF
----------------------------------------------------	----------	------	----	----

<u>Output capacitance</u> at $f = 1 \text{ MHz}$	C_{os}	typ.	3,5	pF
--------------------------------------------------	----------	------	-----	----

Noise figure at optimum source admittance

$G_S = 0,95 \text{ mA/V}$; $-B_S = 5,0 \text{ mA/V}$; $f = 100 \text{ MHz}$	F	typ.	1,9	dB
-------------------------------------------------------------------------------	---	------	-----	----

$G_S = 1,20 \text{ mA/V}$; $-B_S = 5,7 \text{ mA/V}$; $f = 200 \text{ MHz}$	F	typ.	2,3	dB
		<	3,0	dB



Cross modulation at $f = 200 \text{ MHz}$



Wanted signal at $f_o = 197,5 \text{ MHz}$

Unwanted signal at $f_{int} = 202,5 \text{ MHz}$

Interference voltage at g_1 for $K = 1\%$	V_{int}	typ.	100	mV ¹⁾
---------------------------------------------	-----------	------	-----	------------------

1) Cross modulation is defined here as the voltage at g_1 of an unwanted signal with 80% modulation depth, giving 0,8% modulation depth on the wanted signal (a. m. definition).





circles of constant noise figure

SILICON N-CHANNEL DUAL INSULATED-GATE MOS-FET

Depletion type field-effect transistor in a TO-72 metal envelope with source and substrate connected to the case. It is intended for a wide range of applications in communications, instrumentation and control.

QUICK REFERENCE DATA


Drain-source voltage	V_{DS}	max.	20 V
Drain current	I_D	max.	20 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	P_{tot}	max.	200 mW
Junction temperature	T_j	max.	135 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}; V_{DS} = 13\text{ V}; +V_{G2-S} = 4\text{ V}$	$ Y_{fs} $	> typ.	8 mA/V 13 mA/V
Feedback capacitance at $f = 10\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 13\text{ V}; +V_{G2-S} = 4\text{ V}$	C_{rs}	typ.	25 fF

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.

Source and substrate connected to the case



Accessories: 56246 (distance disc).

To safeguard the gates against damage due to accumulation of static charge during transport or handling, the leads are encircled by a ring of conductive rubber which should be removed just after the transistor is soldered into the circuit.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DSX}	max.	20 V
Gate 1-source voltage	$\pm V_{G1-S}$	max.	8 V
Gate 2-source voltage	$\pm V_{G2-S}$	max.	8 V
Non-repetitive peak voltage ($t \leq 10$ ms)			
gate 1-source voltage	$\pm V_{G1-SM}$	max.	50 V
gate 2-source voltage	$\pm V_{G2-SM}$	max.	50 V
Drain current	I_D	max.	20 mA
Total power dissipation up to $T_{amb} = 25$ °C	P_{tot}	max.	200 mW
Storage temperature	T_{stg}		-65 to +135 °C
Junction temperature	T_j	max.	135 °C

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	=	550 K/W
--------------------------------------	---------------	---	---------

CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

Gate 1 cut-off current

$\pm V_{G1-S} = 8\text{ V}; V_{G2-S} = 0; V_{DS} = 0; T_j = 135\text{ }^\circ\text{C}$

$\pm I_{G1-SS} < 1\text{ nA}$

Gate 2 cut-off current

$\pm V_{G2-S} = 8\text{ V}; V_{G1-S} = 0; V_{DS} = 0; T_j = 135\text{ }^\circ\text{C}$

$\pm I_{G2-SS} < 1\text{ nA}$

Gate 1-source voltage

$I_D = 10\text{ mA}; V_{DS} = 13\text{ V}; +V_{G2-S} = 4\text{ V}$

$-V_{G1-S} = 0.6\text{ to }2.8\text{ V}$

Gate 1-source cut-off voltage

$I_D = 100\text{ }\mu\text{A}; V_{DS} = 20\text{ V}; +V_{G2-S} = 4\text{ V}$

$-V_{G1-S} < 5\text{ V}$

Gate 2-source cut-off voltage

$I_D = 50\text{ }\mu\text{A}; V_{DS} = 20\text{ V}; V_{G1-S} = 0$

$-V_{G2-S} < 4\text{ V}$

y parameters (common source)

$I_D = 10\text{ mA}; V_{DS} = 13\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$

Transfer admittance $f = 1\text{ kHz}$

$|y_{fs}| > 8\text{ mA/V}$
typ. 13 mA/V

$f = 200\text{ MHz}$

$|y_{fs}|$ typ. 12.1 mA/V

$f = 500\text{ MHz}$

$|y_{fs}|$ typ. 11.2 mA/V

Feedback capacitance $f = 10\text{ MHz}$

C_{rs} typ. 25 fF

Transducer gain at $f = 200\text{ MHz}$

$I_D = 10\text{ mA}; V_{DS} = 13\text{ V}; +V_{G2-S} = 4\text{ V}$

$G_S = 1.3\text{ mA/V}; G_L = 1\text{ mA/V}; T_{amb} = 25\text{ }^\circ\text{C}$

B_S and B_L tuned for maximum gain

G_{tr} typ. 18 dB

Maximum unilateralised power gain at $T_{amb} = 25\text{ }^\circ\text{C}$

$$G_{UM} \text{ in dB} = 10 \log \frac{|y_{fs}|^2}{4g_{is}g_{os}}$$

$I_D = 10\text{ mA}; V_{DS} = 13\text{ V}; +V_{G2-S} = 4\text{ V}; f = 200\text{ MHz}$

G_{UM} typ. 21.3 dB

$f = 500\text{ MHz}$

G_{UM} typ. 7.3 dB


Noise figure at optimum source admittance at $f = 200\text{ MHz}$

$I_D = 10\text{ mA}; V_{DS} = 13\text{ V}; +V_{G2-S} = 4\text{ V}$


$G_{Sopt} = 1.4\text{ mA/V}; B_{Sopt} = 5.5\text{ mA/V}; T_{amb} = 25\text{ }^\circ\text{C}$





F_{min} typ. 3 dB
< 4 dB

7Z10323







7Z10329







7Z10324-1







N-CHANNEL IG-MOS-FET



Symmetrical depletion type field-effect transistor in a TO-72 metal envelope with the substrate connected to the case. It is intended for chopper and other special switching applications, e.g. timing circuits, multiplex circuits, etc. The features are a very low drain-source 'on' resistance, a very high drain-source 'off' resistance and low feedback capacitances.

QUICK REFERENCE DATA

Drain-source resistance (on) at $f = 1$ kHz

$$V_{DS} = 0; V_{GS} = 5 \text{ V}; V_{BS} = 0$$

$$r_{ds \text{ on}} < 50 \ \Omega$$

Drain-source resistance (off)

$$V_{DS} = 10 \text{ V}; -V_{GS} = 5 \text{ V}; V_{BS} = 0$$

$$r_{DS \text{ off}} > 10 \ \text{G}\Omega$$

Feedback capacitance at $f = 1$ MHz

$$-V_{GS} = 5 \text{ V}; V_{DS} = 0; I_B = 0$$

$$C_{rs} < 0,5 \ \text{pF}$$


$$-V_{GD} = 5 \text{ V}; V_{SD} = 0; I_B = 0$$

$$C_{rd} < 0,5 \ \text{pF}$$

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.



(1) = substrate connected to case.

Accessories: 56246 (distance disc).

Note

To safeguard the gates against damage due to accumulation of static charge during transport or handling, the leads are encircled by a ring of conductive rubber which should be removed just after the transistor is soldered into the circuit.

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Voltages

Drain-substrate voltage	V_{DB}	max.	30 V
Source-substrate voltage	V_{SB}	max.	30 V
Gate-substrate voltage (continuous)	V_{GB}	max.	10 V
		min.	-10 V
Repetitive peak gate to all other terminals voltage $V_{SB} = V_{DB} = 0; f > 100 \text{ Hz}$	V_{G-N}	max.	15 V
		min.	-15 V
Non-repetitive peak gate to all other terminals voltage $V_{SB} = V_{DB} = 0; t < 10 \text{ ms}$	V_{G-N}	max.	50 V
		min.	-50 V

Currents

Drain current (peak value) $t_r = 20 \text{ ms}; \delta = 0,1$	I_{DM}	max.	50 mA
Source current (peak value) $t_r = 20 \text{ ms}; \delta = 0,1$	I_{SM}	max.	50 mA

Power dissipation

Total power dissipation up to $T_{amb} = 25 \text{ }^\circ\text{C}$	P_{tot}	max.	200 mW
---------------------------------------------------------------------	-----------	------	--------

Temperatures

Storage temperature	T_{stg}	-65 to +125	$^\circ\text{C}$
Junction temperature	T_j	max.	125 $^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th \text{ j-a}}$	=	0,5 $^\circ\text{C/mW}$
--------------------------------------	----------------------	---	-------------------------

CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

Drain cut-off currents; $V_{BS} = 0$

$V_{DS} = 10\text{ V}; -V_{GS} = 5\text{ V}$ $I_{DSX} < 1\text{ nA}$

$V_{DS} = 10\text{ V}; -V_{GS} = 5\text{ V}; T_j = 125\text{ }^\circ\text{C}$ $I_{DSX} < 1\text{ }\mu\text{A}$

Source cut-off currents; $V_{BD} = 0$

$V_{SD} = 10\text{ V}; -V_{GD} = 5\text{ V}$ $I_{SDX} < 1\text{ nA}$

$V_{SD} = 10\text{ V}; -V_{GD} = 5\text{ V}; T_j = 125\text{ }^\circ\text{C}$ $I_{SDX} < 1\text{ }\mu\text{A}$

Gate currents; $V_{BS} = 0$

$-V_{GS} = 10\text{ V}; V_{DS} = 0$ $-I_{GSS} < 10\text{ pA}$

$V_{GS} = 10\text{ V}; V_{DS} = 0$ $I_{GSS} < 10\text{ pA}$

$-V_{GS} = 10\text{ V}; V_{DS} = 0; T_j = 125\text{ }^\circ\text{C}$ $-I_{GSS} < 200\text{ pA}$

$V_{GS} = 10\text{ V}; V_{DS} = 0; T_j = 125\text{ }^\circ\text{C}$ $I_{GSS} < 200\text{ pA}$

Bulk currents; $V_{GB} = 0$

$-V_{BD} = 30\text{ V}; I_S = 0$ $-I_{BDO} < 10\text{ }\mu\text{A}$

$-V_{BS} = 30\text{ V}; I_D = 0$ $-I_{BSO} < 10\text{ }\mu\text{A}$

Drain-source resistance (on) at $f = 1\text{ kHz}; V_{BS} = 0$

$V_{GS} = 0; V_{DS} = 0$ $r_{dson} < 100\text{ }\Omega$

$V_{GS} = 0; V_{DS} = 0; T_j = 125\text{ }^\circ\text{C}$ $r_{dson} < 150\text{ }\Omega$

$+V_{GS} = 5\text{ V}; V_{DS} = 0$ $r_{dson} < 50\text{ }\Omega$

Drain-source resistance (off)

$-V_{GS} = 5\text{ V}; V_{DS} = 10\text{ V}; V_{BS} = 0$ $r_{DSoff} > 10\text{ G}\Omega$

Feedback capacitances at $f = 1\text{ MHz}$

$-V_{GS} = 5\text{ V}; V_{DS} = 0; I_B = 0$ $C_{rs} < 0,5\text{ pF}$



$-V_{GD} = 5\text{ V}; V_{SD} = 0; I_B = 0$ $C_{rd} < 0,5\text{ pF}$



Gate to all other terminals capacitance at $f = 1\text{ MHz}$

$-V_{GB} = 5\text{ V}; V_{SB} = V_{DB} = 0$ $C_{g-n} < 6\text{ pF}$



BSV81





SIGNETICS D-MOS FETS




D-MOS POWER FET SINGLE GATE N-CHANNEL ENHANCEMENT

DESCRIPTION

The Signetics DMP4025 is a power MOSFET of the n-channel enhancement mode type designed for switching and amplifier applications requiring high current, high speed, and excellent linear transfer characteristics. Superior performance is achieved by utilizing the Signetics double-diffused MOS process which provides high gain, low drain to source "ON" resistance, low inter-electrode capacitance, and enhanced high frequency operation.

The device is hermetically sealed in a TO-39 package. The source, substrate, and case are connected to pin 3, which results in the package being at ground potential in the common source configuration.

PIN CONFIGURATION (Top View)



FEATURES

- 10dB gain @ 300MHz
- High I_{DS} : 800mA @ $V_{GS} = +10V$
- Withstands high VSWR
- No thermal runaway
- Low input capacitance
- Low feedback capacitance
- Switches 500mA in less than 2ns
- CMOS logic compatible input
- Extremely low drive current

APPLICATIONS

- Broadband power amplifier
- Power driver
- High speed switching

ABSOLUTE MAXIMUM RATINGS¹ $T_A = +25^\circ C$ unless otherwise specified

PARAMETER	RATING	UNIT
V_{DS} Drain-to-source	+25	V
V_{GS} Gate-to-source	+20	V
V_{DG} Drain-to-gate	+20	V
$I_{D(ON)}$ Continuous drain current	0.8	A
I_Z Gate (Zener) current	10	mA
P_D Power dissipation		
$T_A = 25^\circ C$	1	W
$T_C = 25^\circ C$	4	W
Power derating factors		
Free air	10	mW/°C
Infinite heat sink	40	mW/°C
θ_{JA} Thermal resistance	100	°C/W
θ_{JC} Thermal resistance	25	°C/W
T_{OP} Operating Temperature	-55 to +125	°C
T_{STG} Storage Temperature	-55 to +150	°C

NOTES


1. Absolute maximum ratings are limiting values above which serviceability may be impaired.
2. Free air.
3. Infinite heat sink.
4. Pulsed @ 80 μ s, 1% duty cycle.
5. Measured in amplifier test fixture.

ELECTRICAL CHARACTERISTICS $T_A = +25^\circ C$ unless otherwise specified


PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
BV_{DSS} Drain-source breakdown	$I_D = 10\mu A, V_{GS} = 0$	25	30		V
$V_{GS(th)}$ Gate threshold voltage	$I_D = 10\mu A, V_{DS} = V_{GS(th)}$	0.5		2	V
$I_{D(ON)}$ Drain "ON" current ⁴	$V_{GS} = V_{DS} = +10V$	1			A
$I_{D(OFF)}$ Drain "OFF" current	$V_{DS} = +25V, V_{GS} = 0$			1	μA
$r_{DS(ON)}$ Drain-source "ON" resistance ⁴	$V_{GS} = +5V, I_D = 50mA$ $V_{GS} = +10V, I_D = 50mA$ $V_{GS} = +10V, I_D = 500mA$ $V_{GS} = +15V, I_D = 200mA$			6 4 4 6	Ω Ω Ω mmhos
g_{fs} Forward Transconductance ⁴	$V_{DS} = +10V, I_D = 0, f = 1MHz$	100	120		pF
C_{iss} Input Capacitance			11	13	
C_{rss} Reverse transfer Capacitance			2	3	
C_{oss} Common source output Capacitance			6	8	
N_F Noise figure ⁵	$f = 300MHz, V_{DS} = +10V, I_D = 100mA$		3.5	4.5	dB
G_{DS} Common source power gain ⁵	$f = 300MHz, V_{DS} = +10V, I_D = 100mA$	9	12		dB
t_{ON} Turn-on time	See test figure		1		ns
t_{OFF} Turn-off time	See test figure		3		ns
P_1 Intercept point	$f = 300MHz, V_{DS} = +12V, I_D = 400mA$		29		dBm

TYPICAL PERFORMANCE CHARACTERISTICS


DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE




DRAIN CURRENT vs GATE-TO-SOURCE VOLTAGE




FORWARD TRANSCONDUCTANCE vs DRAIN CURRENT




FORWARD TRANSCONDUCTANCE vs GATE-TO-SOURCE VOLTAGE




DRAIN-TO-SOURCE RESISTANCE vs GATE-TO-SOURCE VOLTAGE




DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE




DRAIN LEAKAGE CURRENT vs CASE TEMPERATURE



DRAIN-TO-SOURCE RESISTANCE vs CASE TEMPERATURE




CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)


POWER DISSIPATION vs TEMPERATURE




MAXIMUM SAFE OPERATING REGION




MAXIMUM MATCHED GAIN AND STABILITY FACTOR vs FREQUENCY




OUTPUT POWER vs INPUT POWER




S₁₁ vs FREQUENCY




S₂₂ vs FREQUENCY



S₁₂ vs FREQUENCY



S₂₁ vs FREQUENCY




SD205 (DMP4025DB)

SWITCHING CHARACTERISTICS

$V_{GG}(V)$	$V_{DD}(V)$	$R_L(\Omega)$	$t_{(ON)}(ns)$			$t_{(OFF)}(ns)$		
			Typ	Typ	Typ	Typ	Typ	Typ
5	5	100	<1	1	3			
	10	200	<1	1	3			
	20	390	<1	1	3			
10	5	67	<1	1	3			
	10	133	<1	1	3			
	20	270	<1	1	3			

SWITCHING WAVEFORMS




INPUT PULSE
 $t_d, t_r < 1ns$
 PULSE WIDTH = 10ns
 REP RATE = 1MHz


SAMPLING SCOPE
 $t_r < 360ps$
 $R_{IN} = 1M\Omega$
 $C_{IN} = 2.0pF$

NOTE
All resistors standard and are measured in ohms.

PACKAGE OUTLINE



300MHz AMPLIFIER TEST CIRCUIT



D-MOS FET SWITCH N-CANNEL ENHANCEMENT

DESCRIPTION

The Signetics D-MOS SD210, 211, 212, 213, 214 and 215 are silicon, insulated gate, field effect transistors of the N-channel enhancement mode type. They are fabricated by the Signetics double-diffused process which gives high switching speed and low capacitance. A zener diode is connected between the gate and substrate of the SD211, 213 and 215. The diode bypasses any voltage transients which lie outside the range of -0.3V to +30V. Thus, the gate is protected against damage in all normal handling and operating situations. A drain-to-source breakdown of typically 35V makes the SD210 and 211 ideally suited for $\pm 10V$ switch driver applications. Other characteristics allow them to be used as $\pm 5V$ switches. The SD214 and 215 are designed to switch signals up to $\pm 10V$ and the SD212 and 213 are designed to switch signals up to $\pm 5V$.

All the devices feature low gate node capacitance, extremely low drain node capacitance and very low feedback capacitance. Low "ON" resistance and hermetically sealed 4-lead TO-72 packages are also featured.


FEATURES

- Low feedback capacitance: 0.30pF
- Low drain node capacitance: 1.3pF
- Low gate node capacitance: 2.4pF
- Low feedthrough and feedback transients
- Ion-implanted for greater reliability
- Excellent isolation from input to output: -120dB
- 35V drain-to-source voltage for SD210/211
- Military qualifications pending

APPLICATIONS

- Switch driver
- Analog switch
- Multiplexers
- Digital switch
- Sample and hold
- Choppers
- A-TO-D converters
- D-TO-A converters

PIN CONFIGURATION (Top View)



ABSOLUTE MAXIMUM RATINGS (all devices)

PARAMETER	RATING	UNIT
Drain current (I _D)	50	mA
Ambient temperature range		
Storage	-65 to +175	°C
Operating	-55 to +125	°C
Transistor dissipation (P _T)		
At 25°C case temperature (Derate linearly to +125°C case temperature at the rate of 8.0mW/°C.)	1.2	W
At 25°C free-air temperature (Derate linearly to +125°C free-air temperature at the rate of 2.0mW/°C.)	300	mW

ABSOLUTE MAXIMUM RATINGS T_A = 25°C unless otherwise specified.*

PARAMETER	SD210	SD211	SD212	SD213	SD214	SD215	UNIT
V _{DS} Drain-to-source	+30	+30	+10	+10	+20	+20	Vdc
V _{SD} Source-to-drain*	+10	+10	+10	+10	+20	+20	Vdc
V _{DB} Drain-to-substrate	+30	+30	+15	+15	+25	+25	Vdc
V _{SB} Source-to-substrate	+15	+15	+15	+15	+25	+25	Vdc
V _{GS} Gate-to-source	±40	-15	±40	-15	±40	-25	Vdc
V _{GB} Gate-to-substrate	±40	+25	±40	+25	±40	+30	Vdc
V _{GD} Gate-to-drain	±40	-0.3	±40	-0.3	±40	-0.3	Vdc
		+25		+25		+30	
		+25		+25		+30	

*NOTE

Refer to test conditions specified in Electrical Characteristics Table.

DC ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$ unless otherwise specified.

PARAMETER	TEST CONDITIONS	SD210			SD211			SD212			UNIT
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Breakdown voltage											
BV _{DS}	Drain-to-source	V _{GS} = V _{BS} = 0V, I _D = 10 μ A									V
		30	35		30	35					V
BV _{SD}	Source-to-drain	V _{GS} = V _{BS} = -5V, I _S = 10nA									V
		10	25		10	25		10	25		V
		V _{GD} = V _{BD} = -5V									V
		I _D = 10nA									
BV _{DB}	Drain-to-substrate	V _{GB} = 0V, source OPEN									V
		15			15			15			
		I _D = 10nA									
BV _{SB}	Source-to-substrate	V _{GB} = 0V, drain OPEN									V
		15			15			15			
		I _S = 10 μ A									
Leakage current											
I _{DS} (OFF)	Drain-to-source	V _{GS} = V _{BS} = -5V									
		V _{DS} = +10V									
			1	10		1	10		1	10	nA
I _{SD} (OFF)	Source-to-drain	V _{GD} = V _{BD} = -5V									
		V _{SD} = +10V									
			1	10		1	10		1	10	nA
I _{GS}	Gate	V _{DB} = V _{SB} = 0V									
		V _{GB} = \pm 40V									
		V _{GB} = +25V									
				0.1			10			0.1	nA μ A
V _T	Threshold voltage	V _{DS} = V _{GS} = V _T , I _S = 1 μ A									V
		0.5	1.0	2.0	0.5	1.0	2.0	0.1	1.0	2.0	
		V _{SB} = 0V									
r _{DS} (ON)	Drain-to-source resistance	I _D = 1.0mA, V _{SB} = 0									
		V _{GS} = +5V									
			50	70		50	70		50	70	Ω
		V _{GS} = +10V									
			30	45		30	45		30	45	Ω
		V _{GS} = +15V									
			23			23			23		Ω
		V _{GS} = +20V									
			19			19			19		Ω
		V _{GS} = +25V									
			17						17		Ω

DC ELECTRICAL CHARACTERISTICS (Cont'd) $T_A = 25^\circ\text{C}$ unless otherwise specified.

PARAMETER	TEST CONDITIONS	SD213			SD214			SD215			UNIT
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Breakdown voltage											
BV _{DS} Drain-to-source	$V_{GS} = V_{BS} = -5V, I_S = 10nA$	10	25		20	25		20	25		V
BV _{SD} Source-to-drain	$V_{GD} = V_{BD} = -5V$ $I_D = 10nA$	10			20			20			V
BV _{DB} Drain-to-substrate	$V_{GB} = 0V, \text{source OPEN}$ $I_D = 10nA$	15			25			25			V
BV _{SB} Source-to-substrate	$V_{GB} = 0V, \text{drain OPEN}$ $I_S = 10\mu A$	15			25			25			V
Leakage current											
I _{DS(OFF)} Drain-to-source	$V_{GS} = V_{BS} = -5V$ $V_{DS} = +10V$ $V_{DS} = +20V$		1	10							nA
I _{SD(OFF)} Source-to-drain	$V_{GD} = V_{BD} = -5V$ $V_{SD} = +10V$ $V_{SD} = +20V$			1		10		1	10		nA
I _{GBS} Gate	$V_{DB} = V_{SB} = 0V$ $V_{GB} = \pm 40V$ $V_{GB} = +25V$ $V_{GB} = +30V$			10					0.1		nA μA μA
V _T Threshold voltage	$V_{DS} = V_{GS} = V_T, I_S = 1\mu A$ $V_{SB} = 0V$	0.1	1.0	2.0	0.1	1.0	2.0	0.1	1.0	2.0	V
r _{DS(ON)} Drain-to-source resistance	$I_D = 1.0mA, V_{SB} = 0$ $V_{GS} = +5V$ $V_{GS} = +10V$ $V_{GS} = +15V$ $V_{GS} = +20V$ $V_{GS} = +25V$		50 30 23 19	70 45		50 30 23 19 17	70 45		50 30 23 19 17		Ω Ω Ω Ω Ω

AC ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$ unless otherwise specified.


PARAMETER	TEST CONDITIONS	SD210			SD211			SD212			UNIT
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
g _{fs} Forward transconductance	$V_{DS} = 10V, V_{SB} = 0V$ $I_D = 20mA, f = 1kHz$	10	15		10	15		10	15		mmhos
Small Signal Capacitances (See capacitance model)											
C _(GS+GD+GB) Gate node	$V_{DS} = 10V, f = 1MHz$ $V_{GS} = V_{BS} = -15V$		2.4	3.5		2.4	3.5		2.4	3.5	pF
C _(GD+DB) Drain node			1.3	1.5		1.3	1.5		1.3	1.5	pF
C _(GS+SB) Source node			3.5	4.0		3.5	4.0		3.5	4.0	pF
C _{DG} Reverse transfer			0.3	0.5		0.3	0.5		0.3	0.5	pF

AC ELECTRICAL CHARACTERISTICS (Cont'd) $T_A = 25^\circ\text{C}$ unless otherwise specified.


PARAMETER	TEST CONDITIONS	SD213			SD214			SD215			UNIT
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
g _{fs} Forward transconductance	$V_{DS} = 10V, V_{SB} = 0V$ $I_D = 20mA, f = 1kHz$	10	15		10	15		10	15		mmhos
Small Signal Capacitances (See capacitance model)											
C _(GS+GD+GB) Gate node	$V_{DS} = 10V, f = 1MHz$ $V_{GS} = V_{BS} = -15V$		2.4	3.5		2.4	3.5		2.4	3.5	pF
C _(GD+DB) Drain node			1.3	1.5		1.3	1.5		1.3	1.5	pF
C _(GS+SB) Source node			3.5	4.0		3.5	4.0		3.5	4.0	pF
C _{DG} Reverse transfer			0.3	0.5		0.3	0.5		0.3	0.5	pF

TYPICAL PERFORMANCE CHARACTERISTICS


DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE




DRAIN CURRENT vs GATE-TO-SOURCE VOLTAGE




DRAIN-TO-SOURCE RESISTANCE vs TEMPERATURE




1kHz FORWARD TRANSCONDUCTANCE vs DRAIN CURRENT




THRESHOLD VOLTAGE vs SOURCE-TO-SUBSTRATE VOLTAGE




THRESHOLD VOLTAGE vs TEMPERATURE




DRAIN-TO-SOURCE RESISTANCE vs GATE-TO-SOURCE VOLTAGE





DRAIN CURRENT vs GATE-TO-SOURCE VOLTAGE







DISTORTION vs GATE-TO-SOURCE VOLTAGE



TYPICAL APPLICATION



TEST CIRCUITS



D-MOS FET SWITCH N-CHANNEL ENHANCEMENT

DESCRIPTION

The Signetics DMS4025DE is a power MOSFET of the n-channel enhancement mode type designed for switching applications requiring high current, high speed, low "ON" resistance and excellent node-to-node isolation. Superior performance is achieved by utilizing the Signetics double-diffused MOS process which provides high gain, low drain to source "ON" resistance, low inter-electrode capacitance, and enhanced high frequency operation. The DMS4025DE is designed to switch analog signals up to ± 7.5 volts. The device is hermetically sealed in a 4-lead TO-72 package.


FEATURES

- Low node capacitances
- Low feedthrough and feedback transients
- Excellent isolation from input to output
- CMOS logic compatible input
- Extremely low drive current
- Switches 500mA in less than 2ns

APPLICATIONS

- Switch driver
- Analog switch
- Multiplexers
- Digital switch
- Sample and hold
- A-to-D converters
- D-to-A converters

PIN CONFIGURATION (Top View)



ABSOLUTE MAXIMUM RATINGS¹ T_a = +25°C unless otherwise specified

PARAMETER	RATING	UNIT
V _{DS} Drain-to-source	+25	V
V _{SD} Source-to-drain ²	+15	V
V _{DB} Drain-to-body	+22.5	V
V _{SB} Source-to-body	+22.5	V
V _{GB} Gate-to-body	+30	V
V _{GS} Gate-to-source	± 22.5	V
V _{GD} Gate-to-drain	± 22.5	V
I _{D(OH)} Continuous drain current	800	mA
P _D Power dissipation	T _a = +25°C ³	300 mW
	T _c = +25°C ⁴	1.2 W
Power derating factors	Free air	.3 mW/°C
	Infinite heat sink	12 mW/°C
θ_{JA} Thermal resistance	330	°C/W
θ_{JC} Thermal resistance	83.5	°C/W
T _{OP} Operating temperature	-55 to +125	°C
T _{STG} Storage temperature	-55 to +150	°C

NOTES


1. Absolute maximum ratings are limiting values above which serviceability may be impaired.
2. See test conditions in dc electrical characteristics section.
3. Free air.
4. Infinite heat sink.

ELECTRICAL CHARACTERISTICS $T_A = +25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
		Min	Typ	Max		
BV_{DS}	Breakdown voltage drain-source	$V_{GS} = V_{DS} = 0V, I_D = 10\mu A$	25	30		V
BV_{SD}	Breakdown voltage source-drain	$V_{GS} = V_{SS} = -5V, I_S = 100nA$	15			V
BV_{DS}	Breakdown voltage drain-body	$V_{GS} = 0V, I_D = 100nA, \text{source open}$	22.5			V
BV_{SB}	Breakdown voltage source-body	$V_{GS} = 0V, I_S = 100nA, \text{drain open}$	22.5			V
$I_{D(OFF)}$	Leakage current drain node	$V_{GS} = V_{DS} = -5V, V_{DS} = +15V$		10	100	nA
$I_{S(OFF)}$	Leakage current source node	$V_{GD} = V_{SD} = -5V, V_{SD} = +15V$		10	100	nA
$I_{G(OFF)}$	Leakage current gate node (OFF)	$V_{GS} = 0V, V_{GS} = V_{GD} = -22.5V$		1	100	nA
$I_{G(ON)}$	Leakage current gate node (ON)	$V_{GS} = +30V, V_{GS} = V_{GD} = +22.5V$.05	10	μA
$I_{D(ON)}$	Drain "ON" current ⁵	$V_{GS} = V_{DS} = +10V, V_{SB} = 0V,$ $V_{DS} = V_{GS} = V_T, V_{SB} = 0V,$ $I_D = 10\mu A$	1			A
V_T	Threshold voltage		0.1	1	2	V
$r_{DS(ON)}$	Drain-source "ON" resistance ⁵	$V_{GS} = +5V, I_D = 50mA$ $V_{GS} = +10V, I_D = 50mA$ $V_{GS} = +10V, I_D = 500mA$ $V_{DS} = +15V, I_D = 200mA$	6	8		Ω
g_{fs}	Forward Transconductance ⁵	(See capacitance model) $V_{GS} = +10V,$ $V_{GS} = V_{DS} = -15V, I_D = 0A, f = 1\text{ MHz}$	100	120		mmhos
$C_{i(GS+GD+GB)}$	Gate node			25	30	pF
$C_{i(GD+DB)}$	Drain node			13	15	pF
$C_{i(GS+SB)}$	Source node			35	40	pF
C_{DS}	Reverse transfer			3	5	pF
t_{ON}	Turn ON time	See switching time test circuit		2	4	ns
t_{OFF}	Turn OFF time			3	5	ns


NOTES
5. Pulsed @ 80 μs , 1% duty cycle.

TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)


FORWARD TRANSCONDUCTANCE vs GATE-TO-SOURCE VOLTAGE




THRESHOLD VOLTAGE vs BODY-TO-SOURCE VOLTAGE




DRAIN-TO-SOURCE RESISTANCE vs GATE-TO-SOURCE VOLTAGE




THRESHOLD VOLTAGE vs CASE TEMPERATURE




DRAIN-TO-SOURCE RESISTANCE vs CASE TEMPERATURE




DRAIN LEAKAGE CURRENT vs CASE TEMPERATURE




SOURCE LEAKAGE CURRENT vs CASE TEMPERATURE




GATE LEAKAGE CURRENT vs CASE TEMPERATURE




POWER DISSIPATION vs TEMPERATURE



TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)




TYPICAL WAVEFORMS




SWITCHING CHARACTERISTICS

$V_{GG}(V)$	$V_{DD}(V)$	$R_L(\Omega)$	$t_{d(ON)}(ns)$ Typ	$t_r(ns)$ Typ	$t_{OFF}(ns)$ Typ
5	5	100	<1	1	3
	10	200	<1	1	3
	20	390	<1	1	3
10	5	67	<1	1	3
	10	133	<1	1	3
	20	270	<1	1	3


TEST CIRCUIT




SWITCHING WAVEFORMS



D-MOS DRIVER/SWITCH APPLICATION



PACKAGE INFORMATION



D-MOS POWER FET SINGLE GATE N-CHANNEL ENHANCEMENT

DESCRIPTION

The Signetics SD220 is a POWER MOSFET of the N-channel enhancement mode type designed for switching and amplifier applications requiring high voltage, high current, high speed, and exceptional linear transfer characteristics. Superior performance is achieved by utilizing the Signetics D-MOS process which provides high gain, low inter-electrode capacitances, low drain-to-source "ON" resistance, and enhanced high frequency operation.

The device is hermetically sealed in a TO-39 package. The source, substrate, and case are internally connected.


FEATURES

- Low "ON" resistance: $< 10\Omega$ @ 500mA
- High current: 500mA dc
- High voltage: $V_{DS} > +60V$
- Low input drive power
- Low inter-electrode capacitances
- Linear transfer characteristics
- No secondary breakdown
- Withstands high VSWR

APPLICATIONS

- Power amplification
- Power driver
- High speed switching
- Switching power supplies

PIN CONFIGURATION

ABSOLUTE MAXIMUM RATINGS¹ $T_A = +25^\circ\text{C}$ unless otherwise specified.

PARAMETER	RATING	UNIT
V_{DS} Drain-to-source	+60	V
V_{GS} Gate-to-source	± 20	V
V_{DG} Drain-to-gate	+60	V
	-20	V
I_D (ON) "ON" drain current		
Continuous	500	mA
Pulsed (80 μ s, 1% duty cycle)	800	mA
P_D Power dissipation		
$T_A = +25^\circ\text{C}^2$	1	W
$T_C = +25^\circ\text{C}^3$	6.25	W
Power derating factors		
Free air	8	mW/ $^\circ\text{C}$
Infinite heat sink	50	mW/ $^\circ\text{C}$
θ_{JA} Thermal resistance	125	$^\circ\text{C}/\text{W}$
θ_{JC} Thermal resistance	20	$^\circ\text{C}/\text{W}$
T_{op} Operating temperature	-55 to +125	$^\circ\text{C}$
T_{STG} Storage temperature	-55 to +150	$^\circ\text{C}$

NOTES

1. Absolute maximum ratings are limiting values above which serviceability may be impaired.

2. Free air.

3. Infinite heat sink.


ELECTRICAL CHARACTERISTICS $T_A = +25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
BV_{DS} Drain-source Breakdown voltage	$V_{GS} = V_{SB} = 0, I_D = 1\mu\text{A}$	60	100		V
I_{GSS} Gate leakage current	$V_{GSS} = \pm 20\text{V}$			1.0	nA
$I_D(\text{OFF})$ Drain leakage current	$V_{DS} = +60\text{V}, V_{GS} = 0$		0.1	1.0	μA
$I_D(\text{ON})$ Drain "ON" current	$V_{DS} = +6\text{V}, V_{GS} = +10\text{V}$	500			mA
$I_D(\text{ON})$ Drain "ON" current ⁴	$V_{DS} = +10\text{V}, V_{GS} = +10\text{V}$	600	700		mA
V_T Threshold voltage	$V_{DS} = V_{GS} = V_T, I_D = 10\mu\text{A}$ $V_{DS} = V_{GS} = V_T, I_D = 1\text{mA}$	0.1 0.5	0.8 1.5	2.3 3.0	V
$r_{DS(\text{ON})}$ Drain-source "ON" resistance ⁴	$V_{GS} = +5\text{V}, I_D = 50\text{mA}$ $V_{GS} = +10\text{V}, I_D = 50\text{mA}$ $V_{GS} = +10\text{V}, I_D = 500\text{mA}$		7.5 6.5 9	10 9 12	Ω
g_{fs} Forward transconductance ⁴	$V_{DS} = +30\text{V}, I_D = 300\text{mA}$	220	250		mmhos
C_{iss} Input Capacitance	$V_{DS} = +30\text{V}, I_D = 0, f = 1\text{MHz}$		12	15	pF
C_{oss} Output Capacitance			2.8	3.5	pF
C_{rss} Reverse transfer Capacitance			0.6	1.0	pF
$t_d(\text{ON})$ Turn-ON Delay Time	See switching Time test Circuit		1	2	ns
t_r Rise Time			1	3	ns
t_f Fall Time			3	5	ns

NOTE


4. Pulsed @ 80 μs , 1% duty cycle.

TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)


FORWARD TRANSCONDUCTANCE vs DRAIN CURRENT




FORWARD TRANSCONDUCTANCE vs GATE-TO-SOURCE VOLTAGE




DRAIN-TO-SOURCE RESISTANCE vs GATE-TO-SOURCE VOLTAGE




DRAIN-TO-SOURCE "ON RESISTANCE" vs CASE TEMPERATURE




DRAIN LEAKAGE CURRENT vs CASE TEMPERATURE




THRESHOLD VOLTAGE vs CASE TEMPERATURE




CAPACITANCES vs DRAIN-TO-SOURCE VOLTAGE




POWER DISSIPATION vs TEMPERATURE




MAXIMUM SAFE OPERATING REGION




SWITCHING SPEED



WAVEFORM



PACKAGE OUTLINE



D-MOS POWER FET SINGLE GATE N-CHANNEL ENHANCEMENT

DESCRIPTION

The Signetics SD222 is a POWER MOSFET of the N-channel enhancement mode type designed for switching applications requiring high voltage, high current, low "ON" resistance and high node-to-node isolation. Superior performance is achieved by utilizing the Signetics D-MOS process which provides high gain, low inter-electrode capacitances, low drain-to-source "ON" resistance and enhanced high frequency operation.

The device is hermetically sealed in a 4-lead TO-72 package.


FEATURES

- Low node capacitances
- Low feedthrough and feedback transients
- Excellent input and output isolations
- Extremely low input drive power
- High voltage: $V_{DS} > +60V$

APPLICATIONS

- Power driver
- High speed switching
- Analog switching
- Multiplexers
- Sample and hold

PIN CONFIGURATION

ABSOLUTE MAXIMUM RATINGS¹ $T_A = +25^\circ C$ unless otherwise specified.

PARAMETER	RATING	UNIT
V_{DS} Drain-to-source	+60	V
V_{DB} Drain-to-body	+60	V
V_{DG} Drain-to-gate	+60	V
V_{DG} Drain-to-gate	-20	V
V_{GS} Gate-to-source	± 20	V
V_{GB} Gate-to-body	± 20	V
V_{SB} Source-to-body	+10	V
I_D (ON) "ON" Drain current		
Continuous	350	mA
Pulsed (80 μ s, 1% duty cycle)	800	mA
P_D Power dissipation		
$T_A = +25^\circ C^2$	300	mW
$T_C = 25^\circ C^3$	1.2	W
Power derating factors		
Free air	2.4	mW/°C
Infinite heat sink	9.6	mW/°C
θ_{JA} Thermal resistance	417	°C/W
θ_{JC} Thermal resistance	104	°C/W
T_{op} Operating temperature	-55 to +125	°C
T_{STG} Storage temperature	-55 to +150	°C

NOTES


1. Absolute maximum ratings are limiting values above which serviceability may be impaired.
2. Free air.
3. Infinite heat sink.

ELECTRICAL CHARACTERISTICS $T_A = +25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
BV_{DS}	Drain-source breakdown voltage	$V_{GS} = V_{SB} = 0, I_D = 1\mu\text{A}$	+60	+100		V
BV_{SB}	Source-Body breakdown voltage	$V_{GB} = 0, \text{Drain Open}, I_S = 1\mu\text{A}$	10			V
I_{GSS}	Gate leakage current	$V_{GSS} = \pm 20\text{V}$			1.0	nA
I_D (OFF)	Drain leakage current	$V_{DS} = +60\text{V}, V_{GS} = V_{SB} = 0$		0.1	1	μA
I_D (ON)	Drain "ON" current	$V_{DS} = +3.5\text{V}, V_{SB} = 0, V_{GS} = +10\text{V}$	275			mA
I_D (ON)	Drain "ON" current ⁴	$V_{DS} = +6.5\text{V}, V_{SB} = 0, V_{GS} = +10\text{V}$	500	720		mA
V_T	Threshold voltage	$V_{DS} = V_{GS} = V_T, V_{SB} = 0, I_D = 10\mu\text{A}$ $V_{DS} = V_{GS} = V_T, V_{SB} = 0, I_D = 1\text{mA}$	0.1 0.5	0.8 1.5	2.3 3.0	V
r_{DS} (ON)	Drain-source "ON" resistance ⁴	$V_{GS} = +5\text{V}, V_{SB} = 0, I_D = 50\text{mA}$ $V_{GS} = +10\text{V}, V_{SB} = 0, I_D = 50\text{mA}$ $V_{GS} = +10\text{V}, V_{SB} = 0, I_D = 500\text{mA}$		7.5 6.5 9	10 9 13	Ω
g_{fs}	Forward transconductance ⁴	$V_{DS} = +30\text{V}, V_{SB} = 0, I_D = 300\text{mA}$	220	250		mmhos
C_{iss}	Capacitances	$V_{DSS} = +30\text{V}, I_D = 0, f = 1\text{MHz}$		12	15	pF
C_{oss}	Input			2.8	3.5	pF
C_{rss}	Output			0.6	1.0	pF
t_d (ON)	Turn-ON delay time	See switching Circuit		1	2	ns
t_r	Rise time			1	3	ns
t_f	Fall time			3	5	ns


NOTE
4. Pulsed @ 80 μs , 1% duty cycle.

TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)


DRAIN TO SOURCE RESISTANCE vs GATE-TO-SOURCE VOLTAGE




DRAIN CURRENT vs GATE-TO-SOURCE VOLTAGE




FORWARD TRANSCONDUCTANCE vs DRAIN CURRENT




CAPACITANCES vs DRAIN-TO-SOURCE VOLTAGE




DRAIN-TO-SOURCE "ON" RESISTANCE vs CASE TEMPERATURE




DRAIN LEAKAGE CURRENT vs CASE TEMPERATURE




POWER DISSIPATION vs TEMPERATURE




MAXIMUM SAFE OPERATING REGION




SWITCHING SPEED



WAVEFORM



PACKAGE INFORMATION



D-MOS POWER FET SINGLE GATE N-CHANNEL ENHANCEMENT

DESCRIPTION

The Signetics SD226 is a POWER MOSFET of the N-channel enhancement mode type designed for switching and amplifier applications requiring high current, high speed, and exceptionally linear transfer characteristics. Superior performance is achieved by utilizing the Signetics D-MOS process which provides high gain, low drain-to-source "ON" resistance, low inter-electrode capacitances, and enhanced high frequency operation.

The device is hermetically sealed in a TO-39 package. The source, substrate, and case are internally connected.


FEATURES

- Low "ON" resistance: $1\Omega @ 1A$
- High current: 2A dc, 3A pulsed
- Withstands high VSWR
- No secondary breakdown
- Low drive power
- Low inter-electrode capacitances
- Linear transfer characteristics

APPLICATIONS

- Power amplification
- Power driver
- High speed switching
- Motor controls
- Switching power supplies
- Analog switching

PIN CONFIGURATION

ABSOLUTE MAXIMUM RATINGS¹ $T_A = +25^\circ\text{C}$ unless otherwise specified

PARAMETER		RATING	UNIT
V_{DS}	Drain-to-source	+30	V
V_{GS}	Gate-to-source	± 20	V
V_{GD}	Gate-to-drain	+20	V
		-30	V
$I_{D(ON)}$	Continuous drain current	2	A
$I_{D(ON)}$	Pulsed drain current	3	A
P_D	Power dissipation		
	$T_A = 25^\circ\text{C}^2$	1	W
	$T_C = 25^\circ\text{C}^3$	6.25	W
	Power derating factors		
	Free Air	8	mW/°C
	Infinite Heat Sink	50	mW/°C
θ_{JA}	Thermal Resistance ²	125	°C/W
θ_{JC}	Thermal Resistance ³	20	°C/W
T_{op}	Operating Temperature	-55 to +125	°C
T_{STG}	Storage Temperature	-55 to +150	°C

NOTES

1. Absolute maximum ratings are limiting values above which serviceability may be impaired.
2. Free air.
3. Infinite heat sink.


ELECTRICAL CHARACTERISTICS $T_A = +25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
BV_{DS} Drain-source breakdown voltage	$V_{GS} = V_{SB} = 0, I_D = 1\mu\text{A}$	+30	+35		V
I_{GSS} Gate leakage current	$V_{GSS} = \pm 20\text{V}$			1.0	nA
$I_D(\text{OFF})$ Drain leakage current	$V_{DS} = +30\text{V}, V_{GS} = 0$		0.1	1	μA
$I_D(\text{ON})$ Drain "ON" current	$V_{DS} = +2.2\text{V}, V_{GS} = +10\text{V}$	1.4	2.0		A
$I_D(\text{ON})$ Drain "ON" current ⁴	$V_{DS} = +3.3\text{V}, V_{GS} = +10\text{V}$	2.2	3.0		A
V_T Threshold voltage	$V_{DS} = V_{GS} = V_T, I_D = 10\mu\text{A}$	0.1	1.0	2.3	V
	$V_{DS} = V_{GS} = V_T, I_D = 1\text{mA}$	0.5	1.5	3.0	V
$r_{DS(\text{ON})}$ Drain-source "ON" resistance ⁴	$V_{GS} = +5\text{V}, I_D = 50\text{mA}$		1.4	2.0	Ω
	$V_{GS} = +10\text{V}, I_D = 50\text{mA}$		1.1	1.5	Ω
	$V_{GS} = +10\text{V}, I_D = 3\text{A}$		1.1	1.5	Ω
g_{fs} Forward transconductance ⁴	$V_{DS} = +15\text{V}, I_D = 2\text{A}$	700	750		mmhos
Capacitances	$V_{DS} = +15\text{V}, I_D = 0, f = 1\text{MHz}$				
C_{iss} Input			35	45	pF
C_{oss} Output			20	25	pF
C_{res} Reverse transfer			5	6	pF
$t_d(\text{ON})$ Turn-ON delay time	See Switching		1	2	ns
t_r Rise time	Time Test		1	3	ns
t_f Fall time	Circuit		3	5	ns

NOTE


4. Pulsed @ 80 μs , 1% duty cycle.

TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)


DRAIN-TO-SOURCE RESISTANCE vs GATE-TO-SOURCE VOLTAGE




FORWARD TRANSCONDUCTANCE vs DRAIN CURRENT




FORWARD TRANSCONDUCTANCE vs GATE-TO-SOURCE VOLTAGE




CAPACITANCES vs DRAIN-TO-SOURCE VOLTAGE




THRESHOLD VOLTAGE vs CASE TEMPERATURE




DRAIN LEAKAGE CURRENT vs CASE TEMPERATURE




DRAIN-TO-SOURCE "ON RESISTANCE" vs CASE TEMPERATURE




POWER DISSIPATION vs TEMPERATURE




MAXIMUM SAFE OPERATING REGION




SWITCHING SPEED



WAVEFORM



PACKAGE OUTLINE



D-MOS FET DUAL GATE N-CHANNEL ENHANCEMENT

DESCRIPTION


The Signetics D-MOS SD304 is a silicon, dual-insulated-gate, field effect transistor of the N-channel enhancement mode type. It is fabricated by the Signetics double-diffused process which gives superior high frequency performance. Zener diodes are connected between the two gates and the substrate. These diodes bypass any voltage transients which lie outside the range of -0.3V to $+25.0\text{V}$. Thus the gates are protected against damage in all normal handling and operating situations.

The device characteristics make them ideally suited for a variety of high frequency amplifier and mixer applications. The presence of two gates plus the incorporation of the drift region in the structure, has made the feedback capacity (C_{rss}) less than 0.02pF . A wide AGC capability plus a significant reduction in cross-modulation distortion is now available because of the inherent linearity of this device. The SD304 is hermetically sealed in a modified 4-lead TO-72 package.

GENERAL FEATURES

- Lower cross-modulation and wider dynamic range than bipolar or single gate FETs
- Reverse AGC capability
- Linear mixing capability
- Diode protected gates
- High forward transconductance: 10mmhos
- ION-implanted
- Positive bias only

PIN CONFIGURATIONS (Top View)




FEATURES

PARAMETER	SD304	UNIT
High gain through VHF range	16	dB at 500MHz
Low noise through VHF range	5	dB at 500MHz
Low input capacitance	2.5	pF
Low feedback capacitance	0.03	pF
Low output capacitance	1.0	pF

ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ\text{C}$ unless otherwise specified.

PARAMETER	RATING	UNIT
V_{DS} Drain-to-source	+25	V
V_{G1B} DC gate no. 1-to-substrate voltage	-0.3, +10	V
V_{G2B} DC gate no. 2-to-substrate voltage	-0.3, +15	V
I_D Drain current	50	mA
T_A Ambient temperature range		
Storage	-65 to +175	$^\circ\text{C}$
Operating	-55 to +125	$^\circ\text{C}$
P_T Transistor dissipation		
At +25 $^\circ\text{C}$ case temperature (Derate linearly to +125 $^\circ\text{C}$ case temperature at the rate of $8.0\text{mW}/^\circ\text{C}$.)	1.2	W
At +25 $^\circ\text{C}$ free-air temperature (Derate linearly to +125 $^\circ\text{C}$ free-air temperature at the rate of $2.0\text{mW}/^\circ\text{C}$.)	300	mW

DUAL GATE CASCODE BIAS SCHEME




DC ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$ unless otherwise specified.

PARAMETER	TEST CONDITIONS				UNIT
		Min	Typ	Max	
BV_{DS} Drain-to-source Breakdown voltage	$V_{G1S} = V_{G2S} = 0V, I_D = 5\mu A$	25	30		V
I_{G1SS} Gate 1 Leakage current	$V_{G1S} = +5V,$ $V_{G2S} = V_{DS} = 0V$		0.001	0.1	μA
I_{G2SS} Gate 2 Leakage current	$V_{G2S} = +10V,$ $V_{G1S} = V_{DS} = 0V$		0.001	0.1	μA
$I_{D(OFF)}$ Drain-to-source Leakage current	$V_{DS} = +15V,$ $V_{G1S} = V_{G2S} = 0V$		0.001	0.1	μA
I_{DSS} Zero bias Drain current	$V_{DS} = +15V,$ $V_{G1S} = V_{G2S} = 0V$		0.001	0.1	μA
V_{T1} Gate 1 Threshold voltage	$V_{DS} = V_{G1S} = V_{T1}$ $V_{G2S} = +10V, I_D = 1\mu A$	0.1	1.0	2.0	V
V_{T2} Gate 2 Threshold voltage	$V_{DS} = V_{G2S} = V_{T2},$ $V_{G1S} = +4V, I_D = 1\mu A$	0.1	1.0	2.0	V
$r_{DS(ON)}$ Drain-to-source On resistance	$V_{G1S} = +5V, V_{G2S} = +10V,$ $I_D = 1.0mA$		90	130	Ω


AC ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$ unless otherwise specified.

PARAMETER	TEST CONDITIONS				UNIT
		Min	Typ	Max	
C_{iss} Small signal short circuit Capacitances Input	$f = 1\text{MHz},$ Gate 2 AC grounded $V_{DS} = +15V, V_{G1S} = 3.5V,$ $V_{G2S} = +10V, I_D = 18mA$		2.5	3.0	pF
C_{oss} Output	$V_{DS} = +15V,$ $V_{G1S} = 0V$ $V_{G2S} = +10V$		1.0	1.2	pF
C_{rss} Reverse transfer	$V_{DS} = +15V$ $V_{G1S} = 0V, V_{G2S} = +10V$		0.03		pF
g_{fs} Forward transconductance	$V_{DS} = +15V, V_{G1S} = +3.5V$ $V_{G2S} = +10V, I_D = 18mA,$ $f = 1\text{kHz}$	8.0	10.0		mmhos
G_{ps} Power gain	$V_{DS} = +15V, V_{G1S} = +3.5V,$ $V_{G2S} = +10V, I_D = 18mA$ $f = 500\text{MHz}$	13.0	16.0		dB
NF Noise figure	$V_{DS} = +15V, V_{G1S} = +3.5V,$ $V_{G2S} = +10V, I_D = 18mA$ $f = 500\text{MHz}$		5.0	6.0	dB
E_{int} Interfering signal level at gate for 1% cross-modulation distortion. Peak voltage referenced to 300 Ω system.	$V_{DS} = +15V, V_{G2S} = +10V,$ $I_D = 18mA,$ Desired signal $f = 500\text{MHz}$ Undersired signal $f = 501\text{MHz}$		200		mV
AGC (V_{G2S}) Range of automatic Gain control	$V_{DS} = +15V, V_{G1S} = +3.5V,$ $f = 500\text{MHz}$		40		dB


POWER GAIN vs DRAIN CURRENT




POWER GAIN vs FREQUENCY




DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE




1kHz FORWARD TRANSCONDUCTANCE vs DRAIN CURRENT




DRAIN CURRENT vs GATE NO. 1-TO-SOURCE VOLTAGE



DRAIN CURRENT vs GATE NO. 2-TO-SOURCE VOLTAGE







AUTOMATIC GAIN CONTROL RANGE AT 500MHz



"S" PARAMETERS

AMBIENT TEMP. (T_A) = +25° C
 DRAIN MILLIAMPERES (I_D) = 18

DRAIN-TO-SOURCE VOLTS (V_{DS}) = +15
 GATE NO. 1-TO-SOURCE VOLTS (V_{G1S}) = +3.5
 GATE NO. 2-TO-SOURCE VOLTS (V_{G2S}) = +10



D-MOS FET DUAL GATE N-CANNEL ENHANCEMENT

DESCRIPTION

The Signetics D-MOS SD306 is a silicon, dual-insulated gate, field-effect transistor of the N-channel enhancement mode type. Zener diodes are connected between the two gates and the substrate. These diodes bypass any voltage transients which lie outside the range of -0.3 V to $+20.0\text{ V}$. Thus, the gates are protected against damage in all normal handling and operating situations. The characteristics of the device makes them ideally suited for a variety of VHF amplifier and mixer applications. The presence of two gates plus the incorporation of the drift region in the structure has made the feedback capacity (C_{G1D}) typically less than 0.03 pF . A wide AGC capability plus significant reduction in cross modulation distortion is now available because of the inherent linearity of the device. The SD306 is hermetically sealed in a 4-lead TO-72 package.


GENERAL FEATURES

- Positive bias only
- Low gate voltages
- Enhancement mode operation
- Wide AGC range: -50 dB at 200 MHz
- Zener diode gate protection
- ION implanted for greater reliability

FEATURES (VHF TV and FM RF Amplifier)

- High power gain without neutralization: 20 dB at 200 MHz
- Low noise figure: 1.5 dB at 200 MHz
- Low input and output capacitance: 3.3 pF and 1.0 pF constant with AGC
- Low feedback capacitance: 0.03 pF
- Superior cross modulation performance
- High transconductance: 15 mmhos

PIN CONFIGURATION

ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ\text{C}$ unless otherwise specified.

PARAMETER	RATING	UNIT
V_{DS} Drain-to-source voltage	+20	V
V_{G1B} Gate no. 1—to-substrate voltage	-0.3 to $+20$	Vdc
V_{G2B} Gate no. 1—to-substrate voltage	-0.3 to $+20$	Vdc
I_D Drain current	50	mA
T_A Ambient temperature range		
Storage	-65 to $+175$	$^\circ\text{C}$
Operating	-55 to $+125$	$^\circ\text{C}$
P_T Transistor dissipation		
At 25°C case temperature (Derate linearly to 125°C case temperature at the rate of $8.0\text{ mW}/^\circ\text{C}$)	1.2	W
At 25°C free-air temperature (Derate linearly to 125°C free-air temperature at the rate of $2.0\text{ mW}/^\circ\text{C}$)	300	mW

DC ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$ unless otherwise specified.

PARAMETER	TEST CONDITIONS	TEST CONDITIONS			UNIT
		Min	Typ	Max	
OFF Characteristics					
BV_{DS} Drain-to-source Breakdown voltage	$V_{G1S} = V_{G2S} = 0V$, $I_D = 5\mu A$	20	25		V
I_D (OFF) Drain-to-source Leakage current	$V_{DS} = +15V$ $V_{G1S} = V_{G2S} = 0V$		0.001	1.0	μA
I_{DSS} Zero bias drain current	$V_{DS} = +15V$ $V_{G1S} = V_{G2S} = 0V$		0.001	1.0	μA
I_{G1SS} Gate no. 1 leakage current	$V_{G1S} = +5V$ $V_{G2S} = V_{DS} = 0V$		0.001	0.1	μA
I_{G2SS} Gate no. 2 leakage current	$V_{G2S} = +10V$ $V_{G1S} = V_{DS} = 0V$		0.001	0.1	μA
ON Characteristics					
V_{T1} Gate 1 threshold voltage	$V_{DS} = V_{G1S} = V_{T1}$, $V_{G2S} = +10V$, $I_D = 1\mu A$	0.1	0.5	1.5	V
V_{T2} Gate 2 threshold voltage	$V_{DS} = V_{G2S} = V_{T2}$, $V_{G1S} = +5V$, $I_D = 1\mu A$	0.1	0.5	1.5	V
$r_{DS(ON)}$ Drain-to-source on resistance	$V_{G1S} = +5V$, $V_{G2S} = +10V$, $I_D = 1.0mA$		65	100	Ω

AC ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$ unless otherwise specified.


PARAMETER	TEST CONDITIONS	TEST CONDITIONS			UNIT
		Min	Typ	Max	
Small signal characteristics					
g_{fs} Forward transconductance	$V_{DS} = +15V$, $V_{G2S} = +10V$, $f = 1kHz$ $I_D = 18mA$	13	15		mmhos
Capacitances	$f = 1MHz$, gate 2 AC grounded				
C_{G1S} Input	$V_{DS} = +15V$, $V_{G2S} = +10V$ $I_D = 18mA$		3.3	3.6	pF
C_{DS} Output	$V_{DS} = +15V$, $V_{G1S} = 0V$, $V_{G2S} = +10V$		1.0	1.3	pF
C_{G1D} Reverse transfer	$V_{DS} = +15V$ $V_{G1S} = 0V$, $V_{G2S} = +10V$		0.03		pF
Input admittance $Re(Y_{11})$ $Im(Y_{11})$	$f = 200MHz$, $V_{DS} = +15V$	$V_{G2S} = +10V$, $I_D = 18mA$			
Output admittance $Re(Y_{22})$ $Im(Y_{22})$	$f = 200MHz$, $V_{DS} = +15V$		1.11 4.76		mmhos mmhos
Forward transmittance $Re(Y_{21})$ $Im(Y_{21})$	$f = 200MHz$, $V_{DS} = +15V$		13.23 -5.62		mmhos mmhos
Reverse transmittance $Re(Y_{12})$ $Im(Y_{12})$	$f = 200MHz$, $V_{DS} = +15V$		0.01 -0.04		mmhos mmhos
G_{ps} Power gain ¹	$V_{DS} = +15V$, $V_{G2S} = +10V$ $I_D = 18mA$, $f = 200MHz$	17	20		dB
NF Noise figure	$V_{DS} = +15V$, $V_{G2S} = +10V$, $I_D = 18mA$, $f = 200MHz$		1.5	2.5	dB
AGC v_{G2S} Range of automatic gain control	$V_{DS} = +15V$, $V_{G1S} = +2.5V$, $V_{G2S} = +10V - 0V$, $f = 200MHz$		50		dB
E_{INT} Interfering signal level at gate 1 for 1% cross modulation distortion, peak voltage referenced to 50 Ω system ²	$V_{DS} = 15V$, $V_{G2S} = +8V$, $I_D = 15mA$ Wanted signal $f = 200MHz$ interfering signal $f = 196MHz$		480		mV

1. Measured in amplifier test fixture.


2. Measured as shown in block diagram.

TYPICAL PERFORMANCE CHARACTERISTICS


DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE




DRAIN CURRENT vs GATE NO. 1-TO-SOURCE VOLTAGE




DRAIN CURRENT vs GATE NO. 2-TO-SOURCE VOLTAGE




1kHz FORWARD TRANSDUCANCE vs DRAIN CURRENT



POWER GAIN vs FREQUENCY




POWER GAIN vs DRAIN CURRENT




TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)


NOISE FIGURE AND AVAILABLE GAIN vs DRAIN CURRENT




AUTOMATIC GAIN CONTROL RANGE AT 200MHz



S₁₁ AND S₂₂ vs AUTOMATIC GAIN CONTROL





INTERFERING SIGNAL LEVEL vs GATE NO. 2-TO-SOURCE VOLTS




"S" PARAMETERS

AMBIENT TEMP. (T_A) = +25°C
DRAIN-TO-SOURCE VOLTS (V_{DS}) = 15
DRAIN MILLIAMPERES (I_D) = 8
GATE NO. 1-TO-SOURCE VOLTS (V_{G1S}) ≈ +2.5
GATE NO. 2-TO-SOURCE VOLTS (V_{G2S}) = +10




TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)




TEST CIRCUITS

POWER GAIN, NOISE FIGURE 200MHz TEST AMPLIFIER;




CROSS MODULATION




TEST PROCEDURE FOR CROSS MODULATION DISTORTION MEASUREMENTS

1. Modulation on Generator #2 is set at 100kHz, 30% AM modulation (sidebands down 15.6dB) with an output signal frequency equal to 196MHz.
2. Generator #2 is set at approximately -15dbm, 200MHz.
3. While observing the test circuit output spectrum, adjust the signal level of the interfering frequency so that the sidebands on the desired frequency are 46dB down from the carrier. This corresponds to 1% cross modulation.
4. Turn off Generator #1 and turn off the modulation on Generator #2.
5. Using the RF voltmeter, measure the amplitude of the interfering signal at the test point.

BLOCK DIAGRAM OF CROSS MODULATION TEST





SOLDERING RECOMMENDATIONS SOT-37
SOLDERING RECOMMENDATIONS SOT-103
ACCESSORIES



SOLDERING RECOMMENDATIONS SOT-37

Transistors in SOT-37 envelopes may be mounted with leads flat (Fig. 1) or bent (Figs 2 and 3). Different soldering procedures apply for the different styles of mounting.

FLAT-LEAD MOUNTING

Soldering by hand

Avoid putting any force on the leads during or just after soldering.

Solder the three leads one at a time, *not* simultaneously.

Proceed from one lead to the adjacent lead, *not* to the opposite one.




Fig. 1

Solder temperature	max.	300 °C
Soldering time	max.	5 s
Solder-to-case distance	min.	2 mm

BENT-LEAD MOUNTING

If leads are bent, all three may be soldered simultaneously if desired.




Fig. 2

Solder temperature	max.	300 °C
Soldering time	max.	10 s

DIP OR WAVE SOLDERING

When dip or wave soldering, the maximum allowable temperature of the solder is 260 °C. This temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds. The device may be mounted up to the lead projections, but the temperature of the body must not exceed the specified storage maximum.




Fig. 3

Solder temperature	max.	260 °C
Soldering time	max.	5 s

SOLDERING RECOMMENDATIONS SOT-103

Transistors in SOT-103 envelopes may be mounted with leads flat (Fig. 1) or bent (Figs 2 and 3). Different soldering procedures apply for the different styles of mounting.

FLAT-LEAD MOUNTING

Soldering by hand

Avoid putting any force on the leads during or just after soldering.

Solder the four leads one at a time, *not* simultaneously.

Proceed from one lead to the adjacent lead, *not* to the opposite one.

BENT-LEAD MOUNTING

If leads are bent, all four may be soldered simultaneously if desired.




Fig. 1

Solder temperature	max.	300 °C
Soldering time	max.	5 s
Solder-to-case distance	min.	2 mm




Fig. 2

Solder temperature	max.	300 °C
Soldering time	max.	10 s

DIP OR WAVE SOLDERING

When dip or wave soldering, the maximum allowable temperature of the solder is 260 °C. This temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds. The device may be mounted up to the lead projections, but the temperature of the body must not exceed the specified storage maximum.




Fig. 3

Solder temperature	max.	260 °C
Soldering time	max.	5 s


DISTANCE DISC

MECHANICAL DATA

Fig. 2 56246 for TO-18 or TO-72

Insulating material.

Dimensions in mm




TEMPERATURE

Maximum permissible temperature

T max. 100 °C

FIELD-EFFECT TRANSISTORS



TYPE NUMBER SURVEY
SELECTION GUIDE

CECC APPROVED TYPES

GENERAL

J-FETS

MOS-FETS

SIGNETICS D-MOS FETS

SOLDERING RECOMMENDATIONS SOT-37
SOLDERING RECOMMENDATIONS SOT-103
ACCESSORIES

ADRESLISTY ELCOMA

- Argentina:** FAPESA I.y.C., Av. Crovara 2550, Tablada, Prov. de BUENOS AIRES, Tel. 652-7438/7478.
- Australia:** PHILIPS INDUSTRIES HOLDINGS LTD., Elcoma Division, 67 Mars Road, LANE COVE, 2066, N.S.W., Tel. 427 08 88.
- Austria:** ÖSTERREICHISCHE PHILIPS BAUELEMENTE Industrie G.m.b.H., Triester Str. 64, A-1101 WIEN, Tel. 62 91 11.
- Belgium:** M.B.L.E., 80, rue des Deux Gares, B-1070 BRUXELLES, Tel. 523 00 00.
- Brazil:** IBRAPE, Caixa Postal 7383, Av. Brigadeiro Faria Lima, 1735 SAO PAULO, SP, Tel. (011) 211-2600.
- Canada:** PHILIPS ELECTRONICS LTD., Electron Devices Div., 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. 292-5161.
- Chile:** PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. 39-40 01.
- Colombia:** SADAPE S.A., P.O. Box 9805, Calle 13, No. 51 + 39, BOGOTA D.E. 1., Tel. 600 600.
- Denmark:** MINIWATT A/S, Emdrupvej 115A, DK-2400 KØBENHAVN NV., Tel. (01) 69 16 22.
- Finland:** OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, Tel. 1 72 71.
- France:** R.T.C. LA RADIOTECHNIQUE-COMPELEC, 130 Avenue Ledru Rollin, F-75540 PARIS 11, Tel. 355-44-99.
- Germany:** VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-1.
- Greece:** PHILIPS S.A. HELLENIQUE, Elcoma Division, 52, Av. Syngrou, ATHENS, Tel. 915 311.
- Hong Kong:** PHILIPS HONG KONG LTD., Elcoma Div., 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. 12-24 51 21.
- India:** PEICO ELECTRONICS & ELECTRICALS LTD., Ramon House, 169 Backbay Reclamation, BOMBAY 400020, Tel. 295144.
- Indonesia:** P.T. PHILIPS-RALIN ELECTRONICS, Elcoma Division, 'Timah' Building, Jl. Jen. Gatot Subroto, P.O. Box 220, JAKARTA, Tel. 44 163.
- Ireland:** PHILIPS ELECTRICAL (IRELAND) LTD., Newstead, Clonskeagh, DUBLIN 14, Tel. 69 33 55.
- Italy:** PHILIPS S.p.A., Sezione Elcoma, Piazza IV Novembre 3, I-20124 MILANO, Tel. 2-6994.
- Japan:** NIHON PHILIPS CORP., Shuwa Shinagawa Bldg., 26-33 Takanawa 3-chome, Minato-ku, TOKYO (108), Tel. 448-5611.
(IC Products) SIGNETICS JAPAN, LTD, TOKYO, Tel. (03)230-1521.
- Korea:** PHILIPS ELECTRONICS (KOREA) LTD., Elcoma Div., Philips House, 260-199 Itaewon-dong, Yongsan-ku, C.P.O. Box 3680, SEOUL, Tel. 794-4202.
- Malaysia:** PHILIPS MALAYSIA SDN. BERHAD, Lot 2, Jalan 222, Section 14, Petaling Jaya, P.O.B. 2163, KUALA LUMPUR, Selangor, Tel. 77 44 11.
- Mexico:** ELECTRONICA S.A. de C.V., Varsovia No. 36, MEXICO 6, D.F., Tel. 533-11-80.
- Netherlands:** PHILIPS NEDERLAND B.V., Afd. Elonco, Boschdijk 525, 5600 PB EINDHOVEN, Tel. (040) 79 33 33.
- New Zealand:** PHILIPS ELECTRICAL IND. LTD., Elcoma Division, 2 Wagener Place, St. Lukes, AUCKLAND, Tel. 867 119.
- Norway:** NORSK A/S PHILIPS, Electronica, Sørkedalsveien 6, OSLO 3, Tel. 46 38 90.
- Peru:** CADESA, Rocca de Vergallo 247, LIMA 17, Tel. 62 85 99.
- Philippines:** PHILIPS INDUSTRIAL DEV. INC., 2246 Pasong Tamo, P.O. Box 911, Makati Comm. Centre, MAKATI-RIZAL 3116, Tel. 86-89-51 to 59.
- Portugal:** PHILIPS PORTUGESA S.A.R.L., Av. Eng. Duarte Pacheco 6, LISBOA 1, Tel. 68 31 21.
- Singapore:** PHILIPS PROJECT DEV. (Singapore) PTE LTD., Elcoma Div., Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. 25 38 811.
- South Africa:** EDAC (Pty.) Ltd., 3rd Floor Rainer House, Upper Railway Rd. & Ove St., New Doornfontein, JOHANNESBURG 2001, Tel. 614-2362/9.
- Spain:** COPRESA S.A., Balmes 22, BARCELONA 7, Tel. 301 63 12.
- Sweden:** A.B. ELCOMA, Lidingövägen 50, S-115 84 STOCKHOLM 27, Tel. 08/67 97 80.
- Switzerland:** PHILIPS A.G., Elcoma Dept., Allmendstrasse 140-142, CH-8027 ZÜRICH, Tel. 01/43 22 11.
- Taiwan:** PHILIPS TAIWAN LTD., 3rd Fl., San Min Building, 57-1, Chung Shan N. Rd, Section 2, P.O. Box 22978, TAIPEI, Tel. 5513101-5.
- Thailand:** PHILIPS ELECTRICAL CO. OF THAILAND LTD., 283 Silom Road, P.O. Box 961, BANGKOK, Tel. 233-6330-9.
- Turkey:** TÜRK PHILIPS TICARET A. S., EMET Department, Inonu Cad. No. 78-80, ISTANBUL, Tel. 43 59 10.
- United Kingdom:** MULLARD LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. 01-580 6633.
- United States:** (Active devices & Materials) AMPEREX SALES CORP., Providence Pike, SLATERSVILLE, R.I. 02876, Tel. (401) 762-9000.
(Passive devices) MEPCO/ELECTRA INC., Columbia Rd., MORRISTOWN, N.J. 07960, Tel. (201) 539-2000.
(IC Products) SIGNETICS CORPORATION, 811 East Arques Avenue, SUNNYVALE, California 94086, Tel. (408) 739-7700.
- Uruguay:** LUZILETRON S.A., Avda Rondeau 1576, piso 5, MONTEVIDEO, Tel. 91 43 21.
- Venezuela:** IND. VENEZOLANAS PHILIPS S.A., Elcoma Dept., A. Ppal de los Ruices, Edif. Centro Colgate, CARACAS, Tel. 36 05 11.