# Signetics

# FAST Data Manual Manual

## WWW

#### ARROW ELECTRONICS, INC.

521 WEDDELL DRIVE SUNNYVALE, CALIFORNIA 94086 SALES (408) 745-6010 CUST. SERV. (408) 745-6630 ADMIN. (408) 745-6600 TWX 910-339-9371

# FAST Data Manual 1984

Signetics reserves the right to make changes in the products contained in this book in order to improve design or performance and to supply the best possible products. Signetics also assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right and makes no representations that the circuits are free from patent infringement. Applications for any integrated circuits contained in this publication are for illustration purposes only and Signetics makes no representation or warranty that such applications will be suitable for the use specified without further testing or modification. Reproduction of any portion hereof without the prior written consent of Signetics is prohibited.

© Copyright 1984 Signetics Corporation

#### **PREFACE**

Signetics would like to thank you for your interest in our FAST<sup>TM</sup> product line. Because of its wide customer acceptance, FAST has become the preferred high-performance Logic family of the 80's. We are proud to participate in and contribute to the dynamic growth of this market.

Each data sheet contained in this manual is designed to stand alone and reflect the latest DC and AC specifications for a particular product. Features of this first Signetics FAST Data Manual include:

- · Availability and Functional Cross-Reference Guides
- A Circuit Characteristics Section
- · A User's Guide
- · Selected Application Notes
- · A Chapter on Surface-Mounted Devices (SMD)
- Introduction of the SO surface-mounted package as a commercial option

New FAST part types are being released monthly. As you see new product announcements, you should contact your local Signetics sales office, representative or authorized distributor, or write Signetics, c/o Information Services at 811 East Arques Avenue, P.O. Box 3409, Sunnyvale, California 94088-3409, for the latest technical information.

In addition to FAST, Signetics Logic Division offers a line of commercial Logic products which spans a wide speed/power spectrum from 10K/100K ECL to HC/HCT High-Speed CMOS, and includes industry-standard families such as 4000 Series CMOS, 74, 74LS, and 74S Logic. Information on these product lines is also available from your nearest Signetics sales office, sales representative or authorized distributor.

Signetics Logic Division

 $<sup>^{\</sup>mathsf{TM}}\mathsf{FAST}$  is a trademark of Fairchild Camera and Instruments Corporation



#### **CONTENTS**

Introductionv
Ordering Information
Product Status and Definitions
Section 1 — Indices
Numerical Index
Section 2 — Quality and Reliability
Section 3 — Circuit Characteristics
Section 4 — FAST User's Guide
Data Sheet Specification Guide    4      Design Considerations    4
Section 5 — 54/74F Series
Data Sheets
Section 6 — FAST Application Notes
Using FAST Logic Functions in Microprocessor Systems — App Note 201
Section 7 — Surface Mounted Devices (SMD)
Section 8 — Military Products
Product Information
Section 9 — Package Outlines
Data Information
Section 10 — Sales Offices



#### INTRODUCTION

#### THE HIGH-SPEED LOGIC OF THE 80's

#### PRODUCT DESCRIPTION

Signetics has combined advanced oxide-isolated fabrication techniques with standard TTL functions to create a new family designed for the 80's. The high operating speeds of FAST can push system operating speeds into areas previously reserved for 10K ECL, but with simple TTL design rules and single 5V power supplies. Low input loading allows the user to mix LS, ALS, and HCMOS in the same system without the need for translators and restrictive fanout requirements.

FAST circuits are pin-for-pin replacements for 74S types, but offer power dissipation 3-4 times lower and higher operating speeds. Existing systems can achieve much lower power by replacing the 74S types with the corresponding FAST devices, with no changes other than reducing the size of the power supply.


The input structure provides better noise immunity because of higher thresholds, while the oxide-isolation and new circuit techniques create devices that have less variation with temperature or supply voltage than existing TTL logic families. Signetics guarantees all ac parameters under realistic system conditions—across the supply voltage spread and the temperature range, and with heavy 50pF output loads.

The use of high-capacitance PNP inputs has been avoided, and clamping diodes have been added to both the inputs and outputs to prevent negative overshoots. High input breakdown voltages allow unused inputs to be tied directly to  $V_{CC}$  without pullup resistors.

Multiple sources and a complete family of powerful circuits combine to make Signetics FAST the logic choice of the 80's!

#### **FEATURES**

- 3ns propagation delays
- 4mW/gate power dissipation
- Guaranteed AC performance over temperature and supply voltage spreads
- · Improved input and output structures
- Standard TTL functions and pinouts
- · Replacement for "S" types . . . 1/4 the power
- · Designer's choice for new system designs



#### INTRODUCTION

#### PROPAGATION DELAY VS LOAD CAPACITANCE 'F00




Figure 4

## OUTPUT LOW CHARACTERISTICS 'F00




Figure 5

### FALL TIME VS LOAD CAPACITANCE 'F00




Figure 6

## OUTPUT HIGH CHARACTERISTICS 'F00




Figure 7

#### **ORDERING INFORMATION**


#### ORDERING INFORMATION

The Signetics FAST products are available in a variety of packages and two temperature ranges. The correct ordering code of part number for the devices is an alphanumeric sequence as explained below. The commercial range (74FXX) devices are

available in plastic dual-in-line (DIP) and SO packages, and the military range (54FXX) devices are available in ceramic DIP and leadless chip carrier (LLCC). All devices are not available in both temperature ranges or all packages. The ordering codes on the individual data sheets indicate the normal or planned availability of

the product. However, the availability of specifc part numbers can be obtained from your local Signetics sales office or franchised distributor.

#### **ORDERING CODE**



TEMPERATURE RANGE	DEVICE NUMBER	PACKAGE STYLE	
N = Commercial Range 0°C to +70°C	74F244	N = Plastic DIP D = SO Plastic	
S = Military Range - 55°C to + 125°C	54F244	F = Ceramic DIP G = Leadless Chip Carrier	

#### **PRODUCT STATUS AND DEFINITIONS**

#### **DEFINITION OF TERMS**

Data Sheet Identification	Product Status	Definition
Preview	Formative or In Design	This data sheet contains the design specifications for product development. Specifications may change in any manner without notice.
Advance Information	Sampling or Pre-Production	This data sheet contains advance information and specifications are subject to change without notice.
Preliminary	First Production	This data sheet contains preliminary data and supplementary data will be published at a later data. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
No Identification Noted	Full Production	This data sheet contains final specifications. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

# Section 1 Indices

Signetics



#### **NUMERICAL INDEX**

74F SERIES	DESCRIPTION	PAGE
74F00	Quad 2-Input NAND Gate	
74F02	Quad 2-Input NOR Gate	
74F04	Hex Inverter	
74F08	Quad 2-Input AND Gate	
74F10	Triple 3-Input NAND Gate	
74F11	Triple 3-Input AND Gate	
74F13	Dual 4-Input NAND Schmitt Trigger	5-16
74F14	Hex Inverter Schmitt Trigger	5-19
74F20	Dual 4-Input NAND Gate	
74F32	Quad 2-Input OR Gate	
74F37	Quad 2-Input NAND Buffer	
74F38	Quad 2-Input NAND Buffer (Open Collector)	5-31
74F40	Dual 4-Input NAND Buffer	5-34
74F64	4-2-3-2 Input AND-OR-Invert Gate	
74F74	Dual D-Type Flip-Flop	
74F85	4-Bit Magnitude Comparator	
74F86	Quad 2-Input Exclusive-OR Gate	
74F109	Dual J-K Positive Edge-Triggered Flip-Flop	
74F112	Dual J-K Negative Edge-Triggered Flip-Flop.	
74F113	Dual J-K Negative Edge-Triggered Flip-Flop Without Reset	
74F114	Dual J-K Negative Edge-Triggered Flip-Flop (With Common Clock and Reset)	5-69
74F132	Quad 2-Input NAND Schmitt Trigger	
74F138	1-of-8 Decoder/Demultiplexer	
74F139	Dual 1-of-4 Decoder/Demultiplexer	
74F148	8-Input Priority Encoder	
74F151	8-Input Multiplexer	
74F153	Quad 2-Input Data Selector/Multiplexer (Non-Inverted)	
74F157 74F158	Quad 2-Input Data Selector/Multiplexer (Nor-Inverted)	
74F156 74F160A	Synchronous BCD Decade Counter, Asynchronous Reset	5-103
74F160A	Synchronous Binary Counter, Asynchronous Reset	5-103
74F161A	Synchronous BCD Decade Counter, Synchronous Reset	
74F162A	Synchronous Binary Counter, Synchronous Reset	
74F163A	8-Bit Serial-In Parallel-Out Shift Register	5-111
74F168	4-Bit Up/Down BCD Decade Synchronous Counter.	5-116
74F169	4-Bit Up/Down Binary Synchronous Counter	
74F174	Hex D Flip-Flop	
74F175	Quad D Flip-Flop	
74F181	4-Bit Arithmetic Logic Unit	5-133
74F182	Carry Lookahead Generator	5-140
74F190	Asynchronous Presettable BCD/Decade Up/Down Counter	5-144
74F191	Asynchronous Presettable 4-Bit Binary Up/Down Counter	
74F192	Synchronous Presettable BCD Decade Up/Down Conter.	
74F193	Synchronous Presettable 4-Bit Binary Up/Down Counter.	
74F194	4-Bit Bidirectional Universal Shift Register	
74F195	4-Bit Parallel Access Shift Register.	
74F240	Octal Inverter Buffer (3-State)	
74F241	Octal Buffer (3-State)	5-170
74F242	Quad Transceiver, Inverting (3-State)	5-175
74F243	Quad Transceiver (3-State)	5-175
74F244	Octal Buffer (3-State).	5-180
74F245	Octal Transceiver (3-State)	5-184
74F251	8-Input Multiplexer (3-State)	5-188
74F253	Dual 4-Input Multiplexer (3-State)	5-193
74F256	Dual 4-Bit Addressable Latch	
74F257	Quad 2-Line to 1-Line Data Selector/Multiplexer (3-State)	5-203
74F258	Quad 2-Line to 1-Line Data Selector/Multiplexer (3-State)	5-208
74F259	8-Bit Addressable Latch	
74F269	8-Bit Bidirectional Binary Counter	
74F273	Octal D Flip-Flop	5-223

#### **NUMERICAL INDEX**

74F SERIES	DESCRIPTION	PAGE
74F280A	9-Bit Odd/Even Parity Generator/Checker	5-227
74F283	4-Bit Binary Full Adder With Fast Carry	5-231
74F298	Quad 2-Input Multiplexer With Storage	5-236
74F299	8-Input Universal Shift/Storage Register (3-State)	5-240
74F322	8-Input Serial/Parallel Register With Sign Extend (3-State)	5-246
74F323	8-Input Universal Shift/Storage Register With Synchronous Reset and Common I/O Pins (3-State)	5-253
74F350	4-Bit Shifter (3-State)	
74F352	Dual 4-Line to 1-Line Multiplexer	5-265
74F353	Dual 4-Input Multiplexer (3-State)	5-269
74F365	Hex Buffer Driver (3-State)	5-273
74F366	Hex Inverter Buffer (3-State)	5-273
74F367	Hex (Dual + Quad) Buffer Driver (3-State)	5-273
74F368	Hex (Dual + Quad) Inverter Buffer (3-State)	5-273
74F373	Octal Transparent Latch (3-State)	5-278
74F374	Octal D Flip-Flop (3-State)	
74F377	Octal D Flip-Flop With Clock Enable	
74F378	Hex D Flip-Flop With Clock Enable	
74F379	Quad Parallel Register (With Enable)	
74F395	4-Bit Cascadable Shift Register (3-State)	
74F398	Quad 2-Port Register With True and Complement Outputs	
74F399	Quad 2-Port Register.	
74F521	8-Bit Identity Comparator	
74F524	8-Bit Registered Comparator (Open-Collector + 3-State)	5-311
74F533	Octal Transparent Latch (3-State)	
74F534	Octal D Flip-Flop (3-State)	
74F545	Octal Bidirectional Transceiver (With 3-State Inputs/Outputs)	
74F579	8-Bit Bidirectional Binary Counter (3-State)	
74F588	Octal Bidirectional Transceiver With IEEE-488 Termination Resistors (3-State Inputs/Outputs)	
74F604	Dual Octal Register (3-State)	
74F605	Dual Octal Register (Open-Collector)	
74F620	Octal Bus Transceiver, Inverting (3-State)	
74F621	Octal Bus Transceiver, Non-Inverting (Open Collector).	
74F622	Octal Bus Transceiver, Inverting (Open Collector)	
74F623	Octal Bus Transceiver, Non-Inverting (3-State)	
74F630	16-Bit Parallel Error Detection and Correction Circuit (3-State)	
74F631	16-Bit Parallel Error Detection and Correction Circuit (Open Collector)	
74F646	Octal Transceiver/Register, Non-Inverting (3-State)	
74F647	Octal Transceiver/Register, Non-Inverting (Open Collector)	
74F648	Octal Transceiver/Register, Inverting (3-State)	
74F649	Octal Transceiver/Register, Inverting (Open Collector).	
74F655	Octal Buffer/Line Driver With Parity, Inverting (3-State)	
74F656	Octal Buffer/Line Driver With Parity, Non-Inverting (3-State)	
74F657	Octal Bidirectional Transceiver With 8-Bit Parity Generator/Checker (3-State)	
74F673	16-Bit Shift Register (Serial-In/Serial-Parallel Out).	
74F674	16-Bit Shift Register (Serial-Parallel In/Serial-Out), 3-State.	
74F675	16-Bit Shift Register (Serial-In/Serial-Parallel Out)	
74F676	16-Bit Shift Register (Parallel-In to Serial-Out, Serial-In to Serial-Out).	
74F779	8-Bit Bidirectional Binary Counter (Multiplexed 3-State I/O Ports)	
74F3037*	Quad 2-Input 30Ω Transmission Line Driver	
74F3040*	Dual 4-Input 30Ω Transmission Line Driver	

<sup>\*</sup>Data sheets soon to be available. Contact nearest Signetics sales office.

#### **AVAILABILITY GUIDE**

DEVICE	DESCRIPTION	AVAIL- ABILITY	DEVICE	DESCRIPTION	AVAIL- ABILITY
74F00 74F02 74F04 74F08 74F10	Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter Quad 2-Input AND Gate Triple 3-Input NAND Gate	A A A	74F242 74F243 74F244 74F245 74F251	Quad Bus Transceiver (3-State) Quad Bus Transceiver (3-State) Quad Bus/Line Driver (3-State) Octal Bus Transceiver (3-State) 8-Input Multiplexer (3-State)	A A A 1H 84 1H 84
74F10 74F11 74F13 74F14 74F20 74F32	Triple 3-Input NAND Gate  Dual 4-Input NAND Schmitt Trigger  Hex Schmitt Trigger  Dual 4-Input NAND Gate  Quad 2-Input OR Gate	A A A A	74F251 74F253 74F256 74F257 74F258 74F259	Dual 4-Input Multiplexer (3-State) Dual 4-Bit Addressable Latch Quad 2-Input Multiplexer (3-State) Quad 2-Input Multiplexer (3-State) 8-Bit Addressable Latch	2H 84 A A A A
74F37 74F38 74F40 74F64 74F74	Quad 2-Input NAND Buffer Quad 2-Input NAND Buffer, OC Dual 4-Input NAND Buffer 4-2-3-2 Input AND/OR Invert Gate Dual D-Type Flip-Flop	1H 84 1H 84 1H 84 A A	74F269 74F273 74F280A 74F283 74F298	8-Bit Up/Down Counter (3-State) Octal D Flip-Flop 9-Bit Parity Generator/Checker 4-Bit Adder Quad 2-Input Multiplexer	1H 84 1H 84 A 1985 1H 84
74F85 74F86 74F109 74F112 74F113	4-Bit Magnitude Comparator Quad 2-Input Exclusive-OR Gate Dual JK Flip-Flop Dual JK Flip-Flop Dual JK Flip-Flop	1H 84 A A 2H 84 2H 84	74F299 74F322 74F323 74F350 74F352	Octal Shift/Storage Register (3-State) Octal Shift/Storage Register (3-State) Octal Shift/Storage Register (3-State) 4-Bit Shifter (3-State) Dual 4-Input Multiplexer (Inverted '153)	2H 84 2H 84 2H 84 A 2H 84
74F114 74F132 74F138 74F139 74F148	Dual JK Flip-Flop Quad 2-Input NAND Schmitt Trigger 1-of-8 Decoder/Demultiplexer Dual 1-of-4 Decoder/Demultiplexer 8-Bit Priority Encoder	2H 84 A A A 2H 84	74F353 74F365 74F366	Dual 4-Input Multiplexer (Inverted '253) Hex Buffer with Common Enable (3-State) Hex Inverter with Common Enable (3-State)	2H 84 1H 84 1H 84
74F151 74F153 74F157 74F158 74F160A	8-Input Multiplexer Dual 4-Input Multiplexer Quad 2-Input Multiplexer Quad 2-Input Multiplexer Quad 2-Input Multiplexer BCD Decade Counter, Asynch Reset	1H 84 2H 84 A A 2H 84	74F367 74F368 74F373 74F374 74F377	Hex Buffer, 4-Bit and 2-Bit (3-State) Hex Inverter, 4-Bit and 2-Bit (3-State)  Octal D Latch (3-State) Octal D Flip-Flop (3-State) Octal D-Type Flip-Flop with Enable	1H 84 1H 84 A A
74F161A 74F162A 74F163A 74F164	4-Bit Binary Counter, Asynch Reset BCD Decade Counter, Synch Reset 4-Bit Binary Counter, Synch Reset 8-Bit SIPO Shift Register	2H 84 2H 84 2H 84 2H 84	74F378 74F379 74F381* 74F382*	Hex D Flip-Flop with Enable Quad D Flip-Flop with Enable  4-Bit Arithmetic Logic Unit 4-Bit Arithmetic Logic Unit	2H 84 2H 84 1985 1985
74F168 74F169 74F174	4-Bit Up/Down Decade Counter (3-State)     4-Bit Up/Down Binary Counter (3-State)     Hex D Flip-Flop with Common Master     Reset	2H 84 2H 84 2H 84	74F384* 74F385* 74F395	8-Bit Serial/Parallel Two's Complement Multiplier Quad Serial Adder/Subtractor 4-Bit Cascadable Shift Register (3-State)	1985 1985 1H 84
74F175 74F181 74F182	Quad D Flip-Flop with Common Master Reset 4-Bit Arithmetic Logic Unit Carry Lookahead Generator	2H 84 2H 84 2H 84	74F398 74F399	4-Bit Flip-Flop, True and Complement Outputs 4-Bit Flip-Flop, True and Complement Outputs Outputs Authorized Puffered Label (2 Chats)	2H 84 2H 84
74F189 74F190 74F191 74F192	4-Bit Random Access Memory (3-State) Up/Down Decade Counter Up/Down Binary Counter Up/Down Decade Counter	1985 2H 84 2H 84 2H 84	74F412 74F521 74F524 74F533	Multi-Mode Buffered Latch (3-State) Octal Comparator 8-Bit Register Comparator (OC) Inverting Octal D Latch (3-State)	1985 A 2H 84
74F193 74F194	Up/Down Binary Counter  4-Bit Bidirectional Universal Shift Register	2H 84 A	74F534 74F545 74F568 74F569	Inverting Octal D Elip-Flop (3-State) Octal Bus Transceiver (3-State) 4-Bit Binary Up/Down Counter (3-State) 4-Bit Decade Up/Down Counter (3-State)	A 1H 84 2H 84 2H 84
74F195 74F198* 74F240 74F241	4-Bit Parallel Access Shift Register 8-Bit Bidirectional Universal Shift Register Octal Inverting Bus/Line Driver (3-State) Octal Bus/Line Driver (3-State)	1H 84 1985 A	74F589 74F588 74F595*	8-Bit Up/Down Counter, Common I/O (3-State) GPIB Compatible Octal Transceiver 8-Bit Shift Register with Output Latch	2H 84 1H 84 1985

<sup>\*</sup>Data sheets soon to be available. Contact nearest Signetics sales office.

#### **AVAILABILITY GUIDE**

DEVICE	DESCRIPTION	AVAIL- ABILITY
74F597*	8-Bit Shift Register with Input Latch	1985
74F598*	8-Bit Shift Register with Input Latch	1985
74F604	Dual 8-Bit Latch (3-State)	1H 84
74F605	Dual 8-Bit Latch (OC)	1H 84
74F620	Octal Bus Transceiver (3-State)	1H 84
74F621	Octal Bus Transceiver (3-State)	1H 84
74F622	Octal Bus Transceiver (OC)	1H 84
74F623	Octal Bus Transceiver (3-State)	1H 84
74F630	Memory Error Detector/Corrector (3-State)	2H 84
74F631	Memory Error Detector/Corrector (OC)	2H 84
74F646	Octal Bus Transceiver and Register (3-State)	1H 84
74F647	Octal Bus Transceiver and Register (OC)	1H 84
74F648	Octal Bus Transceiver and Register (3-State)	1H 84
74F649	Octal Bus Transceiver and Register (OC)	1H 84
74F655	Octal Inverting Buffer with Parity Generator-Checker (3-State)	Α

DEVICE	DESCRIPTION	AVAIL- ABILITY
74F656	Octal Buffer with Parity Generator- Checker (3-State)	A
74F657	Octal Bus Transceiver with Parity Generator-Checker (3-State)	2H 84
74F673	16-Bit Serial-In/Parallel-Out Shift Register (3-State)	1985:
74F674	16-Bit Parallel-In/Serial-Out Shift Register (3-State)	1985
74F675	16-Bit Serial-In/Parallel-Out Shift Register with SO Capability	1985
74F676	16-Bit Parallel-In/Serial-Out Shift Register with SO Capability	1985
74F779	8-Bit Counter (3-State)	2H 84
74F784*	8-Bit Serial/Parallel Multiplier (with Adder/Subtractor)	1985
74F3037*	Quad 2-Input 30Ω Transmission Line Driver	A
74F3040*	Dual 4-Input 30Ω Transmission Line Driver	A

#### **FAST ORDERING INFORMATION**

PACKAGES	COMMERCIAL RANGES  V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74FN	·
Plastic SO <sup>(1)</sup>	N74FD	
Ceramic DIP		S54FF
Ceramic LLCC <sup>(2)</sup>		S54FG

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is ceramic surface-mounted leadless chip carrier.

<sup>\*</sup>Data sheets soon to be available. Contact nearest Signetics sales office.

# 1

#### **FUNCTION SELECTION GUIDE**

#### **GATES**

FUNCTION	DEVICE NUMBER
Inverters	
Hex Inverter	54/74F04
Hex Inverter Schmitt Trigger	74F14
NAND	
Quad 2-Input	54/74F00
Triple 3-Input	54/74F10
Dual 4-Input, Schmitt Trigger	74F13
Dual 4-Input	54/74F20
Quad 2-Input, Schmitt Trigger	74F132
AND	
Quad 2-Input	54/74F08
Triple 3-Input	54/74F11
NOR	
Quad 2-Input	54/74F02
OR	
Quad 2-Input	54/74F32
Exclusive-OR	
Quad	54/74F86
Combination Gates	
4-2-3-2 Input AND-OR-Invert	74F64

#### **DUAL FLIP-FLOPS**

FUNCTION	DEVICE NUMBER	CLOCK EDGE	SET	CLEAR
D	54/74F74		LOW	LOW
JK	54/74F109	7	LOW	LOW
JK	74F112	ı.	LOW	LOW
JK	74F113	2	LOW	
JK	74F114	٦.	LOW	LOW

#### **MULTIPLE FLIP-FLOPS**

FUNCTION	DEVICE NUMBER	RESET LEVEL	CLOCK EDGE	OUTPUT
Quad D	54/74F175	LOW		True Comp
Quad D with Enable	74F379			True Comp
Hex D	74F174	LOW	7	True
Hex D with Enable	74F378		<b>.</b>	True
Octal D	74F273	LOW		True
Octal D, 3-State	54/74F374			True
Octal D, 3-State	74F534			Comp
Octal D with Enable	74F377			True

#### OTHER REGISTERS, REGISTER FILES

FUNCTION	DEVICE NUMBER	BITS	SERIAL ENTRY	PARALLEL ENTRY	CLOCK
Quad 2 Port	74F298	4×2		2D (mux)	T.
Quad 2 Port	74F398	4×2		2D (mux)	7
Quad 2 Port	74F399	4×2		2D (mux)	7

#### **FUNCTION SELECTION GUIDE**

#### **LATCHES**

FUNCTION	DEVICE NUMBER	COMMON CLEAR (LEVEL)	ENABLE INPUT (LEVEL)	OUTPUT
Dual 4-Bit Addressable	74F256	LOW	1 (L)	True
Dual 4-Bit Addressable	74F259	LOW	1 (H)	True
Octal, 3-State	54/74F373		1 (H)	True
Octal Inverting, 3-State	74F533	# · · · · · · · · · · · · · · · · · · ·	1 (H)	Comp
Multi-Mode Buffered, 3-State	74F412*	LOW	1 (L), 2 (H)	True

#### MULTIPLEXERS

FUNCTION	DEVICE NUMBER	ENABLE INPUT (LEVEL)	SELECT INPUTS	OUTPUT
Quad 2-Input	54/74F157	1 (L)	1	True
Quad 2-Input	74F158	1 (L)	1	True
Quad 2-Input, 3-State	54/74F257		1	True
Quad 2-Input, 3-State	74F258		1	Comp
Dual 4-Input	54/74F153	2 (L)	2	True Comp
Dual 4-Input	74F352	2	2	Comp
Dual 4-Input, 3-State	54/74F253	·	2	True
Dual 4-Input, 3-State	74F353	2	2	Comp
8-Input	74F151	1 (L)	3	True Comp
8-Input, 3-State	54/74F251	1	- 1	True Comp

#### **DECODER/DEMULTIPLEXERS**

FUNCTION	DEVICE NUMBER	ADDRESS INPUTS	ENABLE LEVEL	OUTPUT LEVEL
Dual 1-of-4	74F139	2+2	1 (L)+1 (L)	4 (L) + 4 (L)
1-of-8	54/74F138	3	2 (L), 1 (H)	8 (L)

#### **BUFFERS, DRIVERS AND TRANSCEIVERS**

FUNCTION	DEVICE NUMBER	OUTPUT
Quad 2-Input NAND Buffer	74F37	Comp
Quad 2-Input NAND Buffer, OC	74F38	Comp
Dual 4-Input NAND Buffer	74F40	Comp
Quad 2-Input NAND Transmission Driver	74F3037*	Comp
Dual 4-Input NAND Transmission Driver	74F3040*	Comp
Octal Transceiver	74F621	True
Octal Transceiver	74F622	Comp
Octal Transceiver and Registers	74F647	True
Octal Transceiver and Registers	74F649	Comp

<sup>\*</sup>Data sheets soon to be available. Contact nearest Signetics sales office.

#### **FUNCTION SELECTION GUIDE**

#### **SHIFT REGISTERS**

FUNCTION	DEVICE NUMBER	BITS	SERIAL ENTRY	PARALLEL ENTRY	CLOCK
Serial-In/Parallel-Out	74F164	8	D <sub>sa</sub> , D <sub>sb</sub>		
Serial-In/Parallel-Out Output Latch, 3-State	74F595*	8	D <sub>s</sub>		
Serial-In/Serial-Out/Parallel-Out, 3-State	74F673	16	SI/O		l
Serial-In/Serial-Out/Parallel-Out	74F675	16	D		52
Serial-In/Parallel-In/Serial-Out, Parallel-Out	74F195	4	J,K	4D	
Serial-In/Parallel-In/Serial-Out, Parallel-Out	74F598*	8	D <sub>so</sub> , D <sub>si</sub>	8 1/0	
Serial-In/Parallel-In/Serial-Out	74F674	16	SI/O	SI/O, 16D	1 7
Serial-In/Parallel-In/Serial-Out	74F676	16	SI	16D	5
Serial-In/Parallel-In/Parallel-Out Shift Right, 3-State	74F395	4	D <sub>s</sub>	4D	
Serial-In/Parallel-In/Serial-Out, Parallel-Out, 3-State	74F322	8	$D_0, D_1$	8 I/O	
Serial-In/Parallel-In/Parallel-Out	54/74F194	- 4	D <sub>sr</sub> , D <sub>si</sub>	4D	<u> </u>
Serial-In/Parallel-In/Parallel-Out, Bidirectional	74F198*	8	D <sub>sr</sub> , D <sub>si</sub>	8D	5
Serial-In/Parallel-In/Serial-Out, Parallel-Out, 3-State	74F299	8	D <sub>s0</sub> , D <sub>s7</sub>	8 I/O	
Serial-In/Parallel-In/Serial-Out, Parallel-Out, 3-State	74F323	8	D <sub>s0</sub> , D <sub>s7</sub>	8 I/O	
Parallel-In/Serial-Out Input Latch	74F597*	8	D <sub>s</sub>	8D	
Parallel-In/Parallel-Out, 3-State	74F350	4	1_3-1+3	4Y	
Parallel-In/Parallel-Out, 3-State	74F604	16		A <sub>1</sub> -A <sub>8</sub> , B <sub>1</sub> -B <sub>8</sub>	
Parallel-In/Parallel-Out, OC	74F605	16	}	A <sub>1</sub> -A <sub>8</sub> , B <sub>1</sub> -B <sub>8</sub>	
Parallel-In/Parallel-Out, True and Complement Output	74F398	8	s	I <sub>0a</sub> -I <sub>0d</sub> , I <sub>1a</sub> -I <sub>1d</sub>	
Parallel-In/Parallel-Out	74F399	8	S	I <sub>0a</sub> -I <sub>0d</sub> , I <sub>1a</sub> -I <sub>1d</sub>	7

#### **COUNTERS**

FUNCTION	DEVICE NUMBER	MODULUS	PARALLEL ENTRY	PRESETTABLE	CLOCK EDGE
Synchronous	74F160	10	S	Х	7
Synchronous	74F161	16	s	X	
Synchronous	74F162	10	S	X	1 5
Synchronous	74F163	16	S	X	
Up/Down	74F168	10	s	X	1 5
Up/Down	74F169	16	S	X	5
Up/Down	74F190	10	Α	X	
Up/Down	74F191	16	Α	X	
Up/Down	74F192	10	Α	x	
Up/Down	74F193	16	Α	x	
Up/Down	74F269	8	s	X	1 5
Up/Down	74F579	8	S (I/O)	X	
Up/Down, 3-State Multiplexed	74F779	8	S (I/O)	X	1 5

#### THREE-STATE BUFFERS, DRIVERS AND TRANSCEIVERS

FUNCTION	DEVICE NUMBER	OUTPUT
Quad Bus Transceiver	74F242	Comp
Quad Bus Transceiver	74F243	True
Hex Buffer	74F365	True
Hex Inverter	74F366	Comp
Hex Buffer, 4-Bit and 2-Bit	74F367	True
Hex Inverter, 4-Bit and 2-Bit	74F368	Comp
Octal Buffer	54/74F240	Comp
Octal Buffer	54/74F241	True
Octal Buffer	54/74F244	True
Octal Buffer with Parity	74F655	Comp
Octal Buffer with Parity	74F656	True
Octal Transceiver	74F245	True
Octal Transceiver	74F545	True
Octal Transceiver with IEEE-488 Termination Resistors	74F588	True
Octal Transceiver	74F620	Comp
Octal Transceiver	74F623	True
Octal Transceiver with Parity	74F657	True
Octal Transceiver/Register	74F646	True
Octal Transceiver/Register	74F648	Comp

<sup>\*</sup>Data sheets soon to be available. Contact nearest Signetics sales office.

#### **FUNCTION SELECTION GUIDE**

#### **PRIORITY ENCODERS**

FUNCTION	DEVICE NUMBER	INPUT ENABLE (LEVEL)	INPUT/OUTPUT (LEVEL)
8-to-3	74F148	LOW	Active-LOW

#### **ARITHMETIC FUNCTIONS**

FUNCTION	DEVICE NUMBER
4-Bit ALU	74F181
4-Bit ALU	74F381*
4-Bit ALU with Overflow Output for Two's Complement	74F382*
4-Bit Binary Full Adder with FAST Carry	54/74F283
Lookahead Carry Generator	74F182
Quad Serial Adder/Subtractor	74F385*

#### **COMPARATORS**

FUNCTION	DEVICE NUMBER
4-Bit Comparator	74F85
8-Bit Comparator	54/74F521
8-Bit Register Comparator	74F524

#### **PARITY**

FUNCTION	DEVICE NUMBER
9-Bit Odd/Even Parity Generator/Checker	54/74F280A

#### **SPECIAL FUNCTIONS**

FUNCTION	DEVICE NUMBER	
16-Bit Error Detection	74F630	
16-Bit Error Detection/Correction Circuit	74F631	
64-Bit RAM	74F189	
8-Bit Serial/Parallel Two's Complement Multiplier	74F384*	
2-Bit Serial/Parallel (with Adder/Subtractor)	74F784*	

<sup>\*</sup>Data sheets soon to be available. Contact nearest Signetics sales office.

# Section 2 Quality and Reliability



#### SIGNETICS LOGIC QUALITY

Signetics' Logic Division has put together a winning process for manufacturing ICs with built-in quality and reliability. We're striving to ship zero defects, and current quality levels demonstrate our commitment to this goal. Quality guarantees are continually being reviewed to reflect the tangible improvements we have made.

The digital ICs produced in the Logic Division must meet rigid criteria as defined by our design rules and evaluated in a thorough product characterization process. The capabilities of our manufacturing process are measured and the results evaluated and reported through our corporatewide data base system, QA05. The SURE (Systematic Uniform Reliability Evaluation) program monitors the performance of our product in a variety of accelerated environmental stress conditions. All of these programs and systems are intended to prevent product-related problems and to inform our customers and employees of our progress in achieving zero defects.

# RELIABILITY BEGINS WITH THE DESIGN

Reliability and quality must begin with design. No amount of extra testing or inspection will produce reliable ICs from a design that is inherently unreliable. Signetics follows very strict design and layout practices with its digital circuits. To eliminate the possibility of metal migration, current density in any path cannot exceed 2×10<sup>5</sup> amps/cm². Layout rules are followed to minimize the possibility of shorts, circuit anomalies, and SCR type latch-up effects. Numerous ground-to-substrate connections are required to ensure that the entire chip is at the same ground potential, thereby precluding internal noise problems.

#### PRODUCT CHARACTERIZATION

Before a new design is released, the characterization phase must be completed so that the distribution of parameters resulting from lot-to-lot variations is well within specified limits. Such extensive characterization data also provides a basis for identifying unique application-related problems which are not part of normal data sheet guarantees. Characterization takes place from -55°C to +125°C and a +10% supply voltage.

#### **QA05**

The QA05 system collects the results of product assurance testing on all finished goods lots and feeds this data back to concerned organizations where appropriate action can be taken. The QA05 reports EPA (Estimated Process Average) and AOQ (Average Outgoing Quality) results for electrical, visual/mechanical, hermeticity, and documentation audits. Data from this system is available on request.

#### THE SURE PROGRAM

The SURE (Systematic Uniform Reliability Evaluation) program audits/monitors products from all Signetics' divisions under a variety of accelerated environmental stress conditions. This program, first introduced in 1964, has evolved to suit changing product complexities and performance requirements.

The SURE III program has two major functions: long-term accelerated stress performance audit and a short-term accelerated stress monitor. In the case of logic products, samples are selected which represent all generic product groups in all wafer fabrication and assembly locations. A series of detailed specifications (3230-009X) defines the criteria by which sample selection and evaluation testing is conducted.

#### THE LONG-TERM AUDIT

One-hundred devices from each generic family are subjected to each of the following stresses every eight weeks:

- High Temperature Operating Life: T<sub>j</sub>= 150°C, 1000 hours, static biased or dynamic operation, as appropriate (worst-case bias configuration is chosen);
- High Temperature Storage: T<sub>j</sub> = 150 °C, 1000 hours;
- Temperature-Humidity Biased Life: 85°C, 85% relative humidity, 1000 hours, static biased:
- Temperature Cycling (Air-to-Air): -65°C to +150°C, 1000 cycles.

#### THE SHORT-TERM MONITOR

Every other week a 50-piece sample from each generic family is run to 168 hours of pressure pot (15 psig, 121°C, 100% saturated steam) and 300 cycles of thermal shock (-65°C to +150°C).

In addition, each Signetics assembly plant performs SURE product monitor stresses weekly on each generic family and molded package, by pin count and frame type. Fifty pieces are run on each stress, in pressure pot to 96 hours, thermal shock to 300 cycles.

#### **SURE REPORTS**

The data from these test matrices provides a basic understanding of product capability, an estimated failure rate resulting from each stress, and an indication of major failure mechanisms. This data is compiled periodically and is available to customers upon request.

#### RELIABILITY ENGINEERING

In addition to the product performance monitors encompassed in the Logic SURE Program, Signetics' Corporate and Division Reliability Engineering departments sustain a broad range of evaluation and qualification activities.

Included in the engineering program are:

- evaluation and qualification of new or changed materials, assembly/wafer-fab processes and equipment, product designs, facilities and subcontractors;
- device or generic group failure rate studies:
- advanced environmental stress development;
- · failure mechanism characterization.

The environmental stresses utilized in the engineering programs are similar to those utilized for the SURE monitor; however, more highly accelerated conditions and extended durations typify the engineering projects. Additional stress systems such as biased pressure pot, power-temperature cycling, and cycle-biased temperature-humidity, are also included in the evaluation programs.

#### **FAILURE ANALYSIS**

The SURE Program and the Reliability Engineering Program both include failure analysis activities and are complemented by Corporate, Divisional, and Plant Failure Analysis departments. These engineering units provide a service to our customers who desire detailed failure analysis support, and they in turn provide Signetics with the technical understanding of the failure

modes and mechanisms actually experienced in service. This information is essential feedback, necessary for the continued assessment of the applicability of the stress conditions utilized to measure product performance.

#### ZERO DEFECTS PROGRAM

# Industry Requires Improved Product Quality

In recent years United States industry, and particularly those of you who buy integrated circuits, has increasingly demanded improved product quality. We at Signetics believe you have every right to expect quality products. If you buy components from a quality conscious manufacturer, the reward can be summed up in the words, lower cost of ownership.

Those of you who invest in costly test equipment and engineering to assure that

# LOGIC PRODUCT QUALITY GOALS (1984-1986)

	ELECTRICAL	VISUAL/MECHANICAL	CUMULATIVE
1984 EPQ/AOQ Targets, PPM	150/100	500/250	650/350
1985 EPQ/AOQ Targets, PPM	100/50	300/100	400/150
1986 EPQ/AOQ Targets, PPM	50/10	100/50	150/60

incoming products meet your specifications have a special understanding of the cost of ownership. And your cost does not end there; you are also burdened with inflated inventories, lengthened lead times, and more rework.

#### Signetics Understands Customers' Needs

Signetics has long had an organization of quality professionals inside the operating units, coordinated by a corporate quality department. This organization provides leadership, feedback, and direction for

achieving our high level of quality. Special programs are targeted on specific quality issues. For example, a program to reduce electrically defective units improved outgoing quality levels by an order of magnitude.

In 1980 we recognized that in order to achieve outgoing levels on the order of 100 PPM (parts per million), down from an industry practice of 10,000 PPM, we needed to supplement our traditional quality programs with one that encompassed all activities and all levels of the company. Such unprecedented low defect levels could only be achieved by contributions from all employees, from the R&D laboratory to the shipping dock. In short, a program that would effect a total cultural change within Signetics in our attitude toward quality.


This new concept is based on the 14-step quality improvement program developed by Phil Crosby and outlined in his book *Quality is Free*. The program focuses on defect prevention as the means of attaining improved quality.

#### Quality Pays Off for Our Customers

Signetics' dedicated programs in product quality improvement, supplemented by close working relationships with many of our customers, have improved outgoing product quality more than twenty-fold. Today, many major customers no longer test Signetics circuits. Incoming product moves directly from the receiving dock to the production line, greatly accelerating throughput and reducing inventories. Additional customers have pared significantly the amount of sampling done on our products. Others are beginning to adopt these cost-saving practices.

We closely monitor the electrical, visual, and mechanical quality of all our products and review each return to find and correct the cause. Since 1981, over 90% of our customers report a significant improvement in overall quality.

At Signetics, quality means more than working circuits. It means on-time delivery of the *right* quantity of the *right* product at



the agreed upon price. Our quality improvement programs extend out from the traditional areas of product conformance into the administrative areas which affect order entry, scheduling, delivery, shipping, and invoicing.

# Ongoing Quality Programs at Signetics

#### The "14-Step" Quality Improvement Program or "Do it Right the First Time"

The intent of this innovative program is to change the perception of Signetics' employees that somehow quality is solely a manufacturing issue where some level of defects is inevitable. This attitude has been replaced by one of acceptance of the fact that all errors and defects are preventable, a point of view shared by technical and administrative functions equally, and, we are sure, welcomed by our customers.

This program is company-wide and top down. It is personally led by President Charles Harwood who, with his staff, forms the corporate quality improvement team which implements corporate quality policy. Supporting the corporate quality improvement team are more than 40 quality improvement teams representing every unit in the company, each led by the unit manager.

Key components of the program are the Quality College, the "Make Certain" Program, Corrective Action Teams, and the Error Cause Removal System.

# The core concepts of doing it right the first time are embodied in the four absolutes of quality:

- 1. The definition of quality is conformance to requirements.
- 2. The system to achieve quality improvement is prevention.
- The performance standard is zero defects.
- 4. The measurement system is the cost of quality.

#### Quality College

Almost continuously in session, the Quality College is a prerequisite for all management and technical employees. The intensive two-day curriculum is built around the four "absolutes" of quality; colleges are conducted at company facilities throughout the world. More than 3000 employees have attended.

#### "Making Certain" — Administrative Quality Improvement

Signetics' experience has shown that the largest source of errors affecting product and service quality is found in paperwork and in other administrative functions. The "Make Certain" program focuses the attention of management and administrative personnel on error prevention, beginning with each employee's own actions.

This program promotes defect prevention in three ways: by educating employees as

to the impact and cost of administrative errors, by changing attitudes from accepting occasional errors to one of accepting a personal work standard of zero defects, and by providing a formal mechanism for preventing errors.

#### **Corrective Action Teams**

Employees with the perspective, knowledge, and necessary skills are formed into ad hoc groups called Correction Action Teams. These teams, the major force within the company for quality improvement, resolve administrative, technical and manufacturing problems.

#### Error Cause Removal (ECR) System

The ECR System permits our employees to report to management any impediment to doing their job right the first time. Once reported, management is obliged to respond promptly with a corrective program. Doing it right the first time in all company activities produces lower cost of ownership through product defect prevention and in all other ways meets our customers' expectations.

#### **Product Quality Program**

To reduce defects in outgoing products to nearly immeasurable levels, we created the Product Quality Program. This is managed by the Product Engineering Council, a task force composed of the top product engineering and test professionals in the company. This group:

- Sets aggressive product quality improvement goals.
- 2. Provides corporate-level visibility and focuses on problem areas.
- Serves as a corporate resource for any group requiring assistance in quality improvement.
- 4. Drives quality improvement projects.

As a result of this aggressive program, every major customer who reports back to us on product performance is reporting significant progress.

#### Standard Quality Programs


"SURE" — The acronym stands for Systematic Uniform Quality Evaluation and is an ongoing product evaluation first introduced in 1964. This activity provides our customers and us with an ongoing view of reliability performance of all generic families of Signetics' products.

**Product Monitor** — Each manufacturing facility monitors its generic product groups with short-term stress tests, pressure pot and thermal shock. These tests are performed weekly, and performance trends are

#### Performance to Schedule

Signetics' attention to administrative quality has resulted in improved performance to schedule. Doing it right the first time means on-time delivery.

#### On-Time Delivery



#### Signetics is Organized for Quality

#### Managing Cultural Change — The "14-Step" Program

Quality College
Quality Improvement Teams
"Make Certain" Program
Corrective Action Teams
Error Cause Removal System

#### Engineering Quality into the Product

SURE Program
Manufacturing Plant Product
Monitoring
Qualification Programs
Vendor Certification Programs

Product Quality Program

#### **Supporting Quality Maintenance**

Product Line
Quality and Reliability Assurance
Corporate Quality and Reliability
Failure Analysis Laboratories
Reliability Data Base
Statistical Quality Control

monitored to ensure that unwanted process deviations are spotted quickly and corrected before appearing in products received by our customers.

Qualification — Formal qualification procedures are required for all new or changed products, processes and facilities. These procedures ensure the high level of product reliability our customers expect. New facilities are qualified by the corporation and by the quality organizations of the product line that will operate the facility. After qualification, products manufactured by the new facility are subjected to highly accelerated environmental stresses to ensure that the products can meet rigorous failure rate requirements. New or changed processes are qualified similarly.

Fallure Analysis — This vital function is conducted by product line and plant fallure analysis units coordinated through the corporate fallure analysis group, a part of corporate reliability engineering. Our ten fallure analysis groups will be expanded to 16 by the end of 1984 in our ongoing effort to accelerate and improve our understanding of product fallure mechanisms.

Reliability Data Base — This computerized data base contains product reliability information collected from around the world. It is updated and published quarterly in "Signetics Product Reliability Summary."

Many customers use this information in lieu of running their own qualification tests, thereby eliminating time-consuming and costly procedures.

Vendor Certification Program — Our vendors are taking ownership of their own product quality by establishing improved process control and inspection systems. They subscribe to the zero defects philosophy. Progress has been excellent. Through intensive work with vendors, we have improved our lot acceptance rate on incoming materials as shown in the graph. Simultaneously, waivers of incoming material have been eliminated.

#### **Material Walvers** 1983 — 0 (Goal) 1982 — 2 1981 — 3 1980 — 134


Higher incoming quality material to us ensures higher outgoing quality products for you.

# Quality and Reliability Organization

Quality and reliability specialists at the product-line level are involved in all aspects of the product, from design through every step in the manufacturing process, and provide product assurance testing of outgoing product. A separance corporate-level group provides direction and common facilities.

#### **Quality and Reliability Functions**

- · Manufacturing quality control
- · Product assurance testing
- Laboratory facilities failure analysis, chemical, metallurgy, thin film, oxides
- Environmental stress testingQuality and reliability engineering
- Customer liaison




#### Communicating with Each Other

For information on Signetics' quality programs or for any question concerning product quality, the field representative in your area will provide you with the quickest access to answers. Or, write on your letterhead directly to the Corporate Director of Quality at the corporate address shown at the back of this data manual.

We are dedicated to preventing defects. When product problems do occur, we want to know about them so we can eliminate their causes. We are committed to zero defects. Here are some ways we can help each other:

- Provide us with one informed contact within your organization. This will establish continuity and build confidence levels.
- Periodic face-to-face exchanges of data and quality improvement ideas between your engineers and ours can help prevent problems before they occur.
- Test correlation data is very useful. Linepull information and field failure reports also help us improve product performance.
- Provide us with as much specific data on the problem as soon as possible to speed analysis and enable us to take corrective action.
- An advance sample of the devices in question can start us on the problem resolution before physical return of shipment

This teamwork with you will allow us to achieve our mutual goal of improved product quality.



# **NOTES**

# Section 3 Circuit Characteristics



#### INPUT STRUCTURES

There are six types of input structures that are commonly employed in TTL families: diffusion diode, Schottky diode, multiple emiter, diode cluster, PNP, and NPN.

The diffusion diode input is most often used with FAST circuits. The input diode is labeled as D1 in Figure 1. There can be more than one of them if NAND logic is to be performed. In the oxide-isolated processes these are base-collector diffusions. Each input pad also has a Schottky clamp diode D2. This diode is standard for most TTL circuits, and is included to limit negative input voltage excursions that are generally the result of inductive undershoot.




Figure 1. Diode Input

The static diode input function of voltage versus current is shown in Figure 2. If the pad voltage is negative, most of the relatively high, negative current flows through the clamp Schottky D2. At zero volts the current flows from V<sub>CC</sub> through R1 and D1 to the pad. Switching from a logic LOW level to a logic HIGH level occurs when the input pad voltage rises high enough to force the current from the D1 path to the Q3-Q2-Q1 path. This happens when the base voltage of transistor Q3 is at three base-emitter drops (3VRF), and the pad is at 2V<sub>BF</sub>, which is the standard FAST threshold switching voltage. At this voltage the input current is very small, just the leakage currents of diodes D1, D3 and clamp diode D2. The current remains at this small, positive value until breakdown voltage is reached.

Transistor Q3 and resistor R2 provide a current gain by increasing the amount of current available to Q2 and Q1 when the pad voltage is high. R3 bleeds current off the base of Q2 to pull it low when the pad voltage is low. D3 speeds up this process during the HIGH-to-LOW pad transition. When the switching transients are over, D3 is reverse biased.




Figure 2. Static Diode Input Function of Voltage vs Current

The current of Figure 2 is scaled for the case where the pad is required to pull down a single 10K-ohm resistor R1 (20µA maximum in the HIGH state and 0.6mA maximum in the LOW state), which is defined as a standard FAST Unit Load (UL). For some parts, pad current can exceed a UL, especially in the logic LOW state. This will happen if the pad must sink the current from more than one R1 resistor or if the value of R1 is less than 10K ohms, which will be the case if the capacitance at the base of the transistor Q3 is too large for the required switching speed. In this event, the actual number of ULs is listed for each input in the specification sheet for the part. Note that a UL as defined here is less than the normally defined Schottky TTL Unit Load; the correlation is one Schottky Unit Load = 1.67 ULs. This is an important point to remember for fan-in and fan-out calculations in systems that mix FAST with other TTL families.

The Schottky diode input is shown in Figure 3. Its function is much the same as the diffusion diode input, except that the switching threshold voltage is lower by the Schottky diode forward drop, about 500mV. Because a higher threshold voltage is usually advantageous from a noise-margin standpoint in high-speed systems, the Schottky diode input is not used with FAST.




Figure 3. Schottky Diode Input

The multiple-emitter input is shown in Figure 4. Its function is also much the same as the diffusion diode input, but with the base-emitter junction used instead of the base-emitter junction. In some respects this would be a better choice for high-speed logic, but it has one serious disadvantage which is the emitter-base breakdown voltage that may be as low as 5 volts. This low breakdown allows a high input current to flow through the Q2–Q1 base-emitter path which cannot be limited to an acceptable value with a series resistor.




Figure 4. Multiple-Emitter input

The diode cluster input (Figure 5) looks like a multiple-emitter input, except that its breakdown voltage is higher because separate Schottky junctions are used instead of a transistor. It has limited use in FAST circuits.




Figure 5. Diode Cluster Input

The PNP input in various forms has found wide acceptance in low power Schottky logic because it provides a desirable high-impedance input. Unfortunately, it is not well-suited for FAST circuits using the presently available processes because of problems associated with the vertical PNP device. A typical TTL usage is shown in Figure 6.




Figure 6. PNP Input

The NPN input is shown with two variations in Figures 7a and 7b. It has limited use in standard TTL circuits, and is used in selected FAST devices, especially where its superior high-impedance input characteristics are useful. A typical plot of static input current versus input voltage is shown in Figure 8. There are some significant differences between this function and that of the diffusion diode input shown in Figure 2, the most important being the much lower input current in the region from zero volts to threshold, and the controlled increase of input current above V<sub>CC</sub>.




Figure 7a. NPN Input




Figure 7b. NPN Input

When the pad voltage is negative, the large negative clamp current is supplied through the clamp Schottky diode D3. For positive voltages, from zero volts to the switching threshold of 2V<sub>RE</sub>, Q1 is off, and the input current III is very small, just the leakage current of Q1, D2, and D3 with low reverse bias. As the input voltage rises above 2V<sub>RF</sub>, Q1 turns on and the current that had been flowing through D4 now flows through Q1, and blocking Schottky diode D1 to V<sub>CC</sub>. The value of this current is determined by the current source transistor Q2 with its base connected to voltage reference V<sub>CS</sub>, and by the size of the emitter resistor R2. The current is nearly constant within the normal operating range of input voltages, and has a typical value of 0.1mA to 1.0mA. The pad must supply only a small fraction of this bias current, the ratio of Q1 collector current to base current being the bipolar BETA factor. Typically, I<sub>IH</sub> base input current is less than 20µA in the voltage range from zero volts to V<sub>CC</sub>. This value is the specification for a standard FAST NPN Unit Load. As in the diode input case, if larger currents are needed to reduce delay times or to provide for multiple-input transistors connected to the same pad, the specification sheet for the particular device will identify the input pads which have NPN ULs larger than one, and will list their values.




Figure 8. NPN Input Characteristics (not to scale)

In normal operation, the negative input voltage is limited by clamp Schottky D3 and the positive input voltage is less than  $V_{CC}.$  The actual input voltage may exceed  $V_{CC}$  for three reasons: there will be inductive overshoot in badly terminated systems; the  $V_{CC}$  pad may be floating or grounded; or the input pad may be forced high by electrostatic discharge or incoming inspection testing.

For the inductive overshoot case, when the pad voltage exceeds  $V_{\rm CC}$ , part of the Q1 collector current begins to flow from the pad through limiting resistor R1 and Schottky diode D2. The current from  $V_{\rm CC}$  through D1

decreases by exactly this amount, since Q2 is a constant current source. As the voltage continues to rise, D1 becomes reverse biased and prevents high currents flowing from the pad into  $V_{\rm CC}$ . All the Q2 current flows into the pad through the R1–D2–Q1–Q2–R2 to ground. As stated before, this current is typically small, in the range of 0.1mA to 1.0mA, and nearly independent of pad voltage, as shown by the  $I_{\rm I}$  plateau in Figure 8. It flows in the correct direction to provide a desirable positive overshoot clamp. This is an advantage over the diode input which does not clamp positive overshoots.

For the case where  $V_{CC}$  is grounded or floating, the input current is nearly zero for positive voltages between zero and approximately 7 volts. The conducting path through R1-D2-Q1 is available, but the current source Q2 will be shut off because, without  $V_{CC}$  drive, the Q2 base reference  $V_{CS}$  will be at zero volts.

For the incoming inspection testing case where  $V_{CC}$  and ground are connected, the response is shown in Figure 8. The current remains on the Q2-limited plateau until the pad voltage is high enough to cause non-destructive collector-emitter reach-through of Q2. At this point, input current increases as the pad voltage rises, and R1 functions to limit this current and prevent damage to Q2.

The electrostatic discharge case is similar to the incoming inspection case except that Q2 may be off if the V<sub>CC</sub> pad is floating, in which case it breaks down at a slightly higher voltage. The NPN input produces reach-through at a relatively low voltage compared with the diode input. The effect of this non-destructive reach-through is to greatly increase the ability of the device to survive electrostatic discharge. The discharge current is passed through the chip at a relatively low power dissipation, and this is shared by elements R1, D2, Q1, Q2 and R2, so that none of them dissipate enough power to do damage. By way of contrast, with a diode input, the clamp Schottky diode breaks down at high voltage with high dissipation in a localized area, and may suffer damage.

Another advantage of the NPN input is its ability to interface on the chip to either a conventional TTL interior design, or to the less widely-used current-mode logic. The conventional TTL interface is shown in Figure 7b. In this case the Q2 current source is designed to provide sufficient current to insure that in the LOW state, with current flowing through the R3-D4-Q2 path, the base-emitter stack of Q3-Q4 is shut off.

The 2VBE input threshold is set by the forward drops of Q1, D4, Q4 and Q3. The current-mode logic interface is shown in Figure 7a. The output voltage is the drop across R3, and is referenced to V<sub>CC</sub> (or some on-chip regulated voltage lower than V<sub>CC</sub>) as is required for current-mode logic. For this case, voltage reference REF2 is normally fixed at 2V<sub>BE</sub> + 1 Schottky drop to provide a pad threshold voltage of 2VBE. In fact, REF2 can be tailored to set the switching threshold voltage to any desirable level; it can be set to something other than an integral number of base emitter drops, or it can be designed to reduce the sometimes undesirable temperature variations of input threshold

One point worth observing is the tendency of an unconnected NPN input to float LOW, while diode input structures usually float HIGH. Generally, floating inputs should be avoided. Unused inputs should be tied to V<sub>CC</sub> or ground to increase noise immunity and reduce electrostatic problems.

Of course, one of the most important features of the NPN input structures used on selected parts is the fact that they require less than  $20_\mu$  A of input current in either logic state to drive them. This is a load current 30 times lower than is required by diode-type input structures in the logic LOW state, and makes it possible to eliminate the buffer/drivers that are often required to drive TTL loads from a MOS output, and thus reduce part count in certain applications.

#### **OUTPUT STAGES**

The purpose of the output stage is to supply current to a load to force it to a HIGH state or to sink current from the load to force it to a LOW state. The speed at which the load can be switched from one state to the other depends on how much supply of sink current is available from the output driver. There must be an amount in excess of that which is required to maintain the static load voltage, and it is the excess current that is available to charge or discharge the load capacitance. Most FAST circuits are designed to fit into one of two categories, based on output drive capability; the normal output stage, and the buffer driver which can supply approximately twice as much current.

Both normal drivers and buffers may be 3-state, which means that, in addition to LOW and HIGH states, they can be forced to a high-impedance OFF state as a third possible choice. This allows multiple components to be connected to a bus simulta-

neously, with only the single-selected device providing actual drive capability.

Every output stage has the basic components shown in Figure A.

The pull-down driver components sink load currents to force a LOW state at the output pad; the pull-up driver components supply current to force a HIGH state. The control components turn on the selected driver and turn off the non-selected driver in response to the logic input signal. For 3-state parts. the control components turn off both drivers if the 3-state control signal is active. The output Schottky clamp is included to suppress inductive undershoots, and is a part of every FAST circuit. The load requires a static current to keep it in either a logic HIGH or LOW state. The drivers must also charge and discharge the load capacitance CL, which is generally one of the major factors that influence switching speed.

Since, to a large extent, they function independently of each other, the pull-up driver, pull-down driver, and control blocks are discussed independently. for bus applications without the need to 3-state. If any of the various pull-down drivers are active, the bus is low; only if all of them are off can the external resistor pull the bus positive. The positive voltage limit in this case depends on the amount of current the various loads require; with conventional TTL, the output can go almost as high as  $V_{\rm CC}$ ; with FAST, the process will generally not sustain a large collector-to-emitter voltage, and the collector of the pull-down drivers will begin to leak at about 4.5V and clamp the output at a voltage less than  $V_{\rm CC}$ .

One obvious advantage of open-collector parts is that their outputs can be tied together to obtain a "free" wired logic AND. The higher output voltage swing provides a larger positive noise margin, which may be an important consideration in some designs. Open-collector parts are significantly slower than standard outputs because they must switch through larger voltage excursions and because they have no active pull up. For this reason, they are not available in as many FAST functions as they are in other TTL families.




Figure A. Output Stage Basic Components

# PULL-UP DRIVERS Open Collector

The simplest pull-up driver consists of no more than a fixed pull-up resistor tied to V<sub>CC</sub>. For this case, the control stage interacts only with the pull-down driver. In the LOW state, this must sink the current from both the pull-up resistor and load. In the HIGH state, the pull-up resistor must supply all of the load current. Most often, the pull-up resistor is not physically part of the integrated circuit chip itself, but is added externally; in this case the only circuit element connected to the output pad (in addition to the ever-present Schottky clamp) is the collector of the pull-down driver transistor, hence the name "open collector." Parts with this output stage can be tied together

#### Standard Darlington

Most FAST pull-up drivers use dual transistors, connected as shown in Figure B1, with the emitter of the first device  $Q_b$  delivering current to the base of the driver  $Q_a$ . This configuration is called a Darlington circuit and provides a composite current gain nearly as large as the product of the current gains of  $Q_b$  and  $Q_a$ .

The major advantage of the Darlington pull up, as compared to the open collector, is that the pad is actively pulled high by the emitter-follower action of  $\mathbf{Q}_a$  which is capable of supplying large currents to quickly charge the output capacitance. Despite the large output current that is available, the drive requirements of  $\mathbf{Q}_b$  are low, so that the voltage drop across  $\mathbf{R}_c$  is small, and the

pad will pull up to a voltage nearly as high as  $V_{CC}$ -2 $V_{BE}$ .




Figure B1. Basic Darlington Pull Up

For the case where the pad voltage is high, the phase-splitter transistor Qc is off, and the base of Qh is pulled high by resistor Rc. The current which flows through Rc is just sufficient to provide base drive to Q<sub>h</sub>. The base voltage of Qb will be just slightly below V<sub>CC</sub>, and the output pad voltage will be less than this by the sum of the VBE drops of Q<sub>b</sub> and Q<sub>a</sub>, both of which are on. Most of the base current for Qa and the current through pull-down resistor R<sub>b</sub> is supplied from V<sub>CC</sub> through R<sub>a</sub> and Q<sub>b</sub>. Q<sub>b</sub> has a Schottky clamp to prevent saturation when the current through Ra is large. Resistor Ra limits the amount of current flowing from V<sub>CC</sub> through Q<sub>a</sub> to a value small enough that Qa will not be damaged if the output pad is accidentally grounded for a short period of time. In this, the current is called output short-circuit current (IOS), and its maximum value is approximately the current available to charge the output capacitance at the beginning of a LOW-to-HIGH transition. The minimum current available when the pad has reached the minimum guaranteed high voltage  $V_{\text{OH}}$  is called output high current (IOH), and is specified to be either 1mA or 3mA, depending on the type of driver. The maximum output voltage that the pull-up driver can achieve occurs at maximum V<sub>CC</sub>, and at high temperature with corresponding low values of transistor V<sub>BES</sub> and high current gain. Conversely, the minimum high voltage occurs at low V<sub>CC</sub> and low temperature.

In the LOW state, the pull-down driver  $Q_d$  is on and the pad voltage is the  $Q_d$  saturation voltage  $V_{sat}$ .  $Q_c$  is on and its collector resistor  $R_c$  is pulled down to a  $V_{BE} + V_{sat}$ ; the  $V_{BE}$  of  $Q_d$ ,  $V_{sat}$  of  $Q_c$ .  $Q_b$  is also on, with its emitter at  $V_{sat}$ , and the current through  $R_b$  is low. The base-emitter voltage of  $Q_a$  is nearly zero and  $Q_a$  is off.

The rate at which the pull-up driver can force a LOW-to-HIGH transition depends on a number of factors. The first, and obvious, consideration is that the control components must turn off the pull-down driver very quickly. During the short time that both pull up and pull down are on, there is a large feed-through current spike that is wasted as far as switching the load is concerned; it also increases chip power dissipation and produces undesirable voltage spikes in V<sub>CC</sub> and ground. Assuming the pull down is off, the LOW-to-HIGH transition speed is governed by: 1) the rate at which Rc can pull up the base of Qb; 2) the amount of pad current required to drive the load and charge the load capacitance; 3) the value of Ra; 4) the physical size and current gain of Qa; and 5) the amount of Qa base drive current that is lost through Rh to ground. The amount of Rb drive current lost can be reduced by connecting Rb to the output pad instead of ground, and this is done in a number of FAST parts. For this case, the static current through Rb with the pad high is less than if Rh is grounded, but switching feed-through current spike for a HIGH-to-LOW transition may be increased because R<sub>b</sub> cannot effectively pull down the base of Qa until after the pad voltage

The pad can be driven above its maximum high value by an external pull up or by positive reflections from a transmission line. When this happens,  $Q_a$  and  $Q_b$  do not have sufficient base-emitter drive to keep them on. If the pad voltage rises significantly above  $V_{CC},\,Q_a$  will begin to leak current into  $V_{CC}.$  For the case where  $R_b$  is tied to the pad instead of ground, the reverse transistor action of  $Q_a$  allows a high pad to  $V_{CC}$  current. This is not usually a problem in normal operation, but should be avoided in system applications where the  $V_{CC}$  pad may be intentionally grounded.

#### 3-State

For all 3-state FAST parts, the leakage paths to a grounded V<sub>CC</sub> pin are blocked with Schottky diodes. A typical 3-state pull up is shown in Figure B2. Sa is the series Schottky blocking diode. 3-State Schottkys St1 and St2 serve to simultaneously turn off the pull-up and pull-down drivers. The 3-state control is active when it is pulled low to within V<sub>sat</sub> of ground. In this state it sinks all the available drive current for Qb and Qc, and pulls their bases down to (V<sub>sat</sub> + V<sub>Schottky</sub>), which is essentially one V<sub>BE</sub>. The voltage drop across R<sub>c</sub> is large and 3-state power dissipation is typically high. Qa and Qb are off for normal TTL voltage ranges of the output pad; a negative undershoot large enough to drive the pad about one  $V_{BE}$  below ground will allow them to turn on and supply current from  $V_{CC}$ ; this action aids the clamping Schottky diode in preventing the pad voltage from falling lower.




Figure B2. Basic 3-State Pull Up

#### PULL-DOWN DRIVERS

The basic FAST pull down is shown in Figure C.  $Q_d$  is the pull-down driver transistor, a big Schottky-clamped device capable of sinking large currents.  $C_d$  is the stray base-collector capacitance of  $Q_d$  and its unavoidable presence has an important effect on the performance of the pull-down driver.  $Q_c$  is the Schottky-clamped phase splitter. It functions as a current-limited, low-impedance driver for  $Q_d$  when the logic input voltage  $V_{IN}$  is high, and as an inverting driver for pull up  $Q_b$  by virture of the current through  $R_c$  when  $V_{IN}$  is low and  $Q_c$  is off.  $Z_d$  is the pull-down impedance network which insures that  $Q_d$  is off when  $V_{IN}$  is low.




Figure C. Basic FAST Pull Down

Switching to the logic LOW state occurs when VIN is larger than the VBE drops of Qc and Q<sub>d</sub>, both of which are on. Part of the total emitter current available from Qc comes from R<sub>c</sub>, which has a voltage drop of V<sub>CC</sub>-V<sub>BE</sub>-V<sub>sat</sub>. The remainder of the Q<sub>c</sub> emitter current is supplied through its base Schottky clamp or by other components not shown in Figure C but discussed in the section on control components. A portion of the total Qc emitter current is lost in the pull-down network Zd; the remainder is available as base current for pull-down driver Qd. The amount of current Qd can sink depends on its base drive, its current gain, and its collector voltage. This current is specified on a per-part basis in the data sheets at output low voltage (VOL) of 0.5V. The current which Qd can sink in the switching range with the pad voltage at 2.5V is called available current (IAVL), and is guaranteed to be at least 70mA for FAST. The manner in which this current varies as the pad voltage decreases from 2.5V to VOL is not specified as a FAST family parameter, since it is critically-dependent on circuit design for a particular part, but is included as a specification for selected parts, especially those tailored to drive transmission lines. Several innovative circuit improvements that increase IAVL by increasing the drive current for Qd are shown in Figures D1 and D2. Speed-up Schottky diodes S<sub>s1</sub> and S<sub>s2</sub> have been added to the standard pull-down circuit as shown in Figure D1. Both are reverse-biased and off in the HIGH state, since Rc pulls the collector of Qc nearly to VCC. Both connect the collector of Qc to nodes that need to be discharged during a HIGH-to-LOW transition, S<sub>s1</sub> to the base of Q<sub>a</sub>, S<sub>s2</sub> to the pad. They will conduct if these node voltages are higher than  $V_{BE} + V_{sat} + V_{Schottky}$ , or approximately 2VBE; they are quite effective above 2V. Other networks are available which function down to lower voltages; these are especially useful for transmission line drivers. Figure D2 shows a dynamic kicker that gives an impulse of current which is especially useful in discharging high capacitive loads.

The network of elements labeled  $Z_d$  in Figure C is the pull-down impedance which insures that  $Q_d$  is off when the value of  $V_{IN}$  falls below  $2V_{BE}$ . When the voltage at the base of  $Q_d$  is being pulled high by  $Q_c$  or low by  $Z_d$ , the output pad voltage responds by moving in the opposite direction. This produces a change in voltage across  $C_d$ , which is the sum of the base voltage change and the collector voltage change, so the amount of charge required by  $C_d$  is magnified by a factor which is larger than unity.

This well-known Miller-effect causes the apparent value of  $C_d$ , as perceived by the drivers, to be a factor of about five times larger than the already large physical junction capacitance, all of which means that the drivers  $Q_c$  and  $Z_d$  need to supply or sink much more current during an output transition than is necessary to maintain static conditions. When static conditions do exist internally in the circuit, noise voltage spikes on the output pad,  $V_{CC}$ , or ground can momentarily force the base of  $Q_d$  in the direction to produce a serious output glitch, and the drivers must respond quickly to counter this coupled noise.




Figure D1




Figure D2

The simplest  $Z_{\rm d}$  element is a resistor  $R_{\rm Z1}$  tied to ground, as shown in Figure E1. It will pull the base of  $Q_{\rm d}$  all the way down to zero volts if  $V_{\rm IN}$  is less than one  $V_{\rm BE}$ . This provides good immunity to coupled noise, but slows down the HIGH-to-LOW pad transition somewhat because the base of  $Q_{\rm d}$  must rise a full  $V_{\rm BE}$  before the output can begin to change. The value of  $R_{\rm Z1}$  needs to

be relatively large to prevent a serious loss of base drive current when  $\mathbf{Q}_d$  is on, which makes it easier to capacitively couple voltage spikes to the base of  $\mathbf{Q}_d$  and, in part, nullifies the good noise immunity the full  $\mathbf{V}_{RF}$  swing provides.

The addition of a series Schottky diode solves most of the problems. This is shown in Figure E2. The  $\mathbf{Q}_d$  base voltage cannot pull below a Schottky drop, so the switching speed is unimpaired. The value of  $\mathbf{R}_{22}$  can be less than  $\mathbf{R}_{Z1}$  for the same current when the base is high, so the effect of coupled charge is less and the noise margin is acceptable.

The circuit of Figure E3 is standard with many TTL families. It pulls the base of Qd down even less than does Rz2-Sd2, but it has a relatively high dynamic impedance and is somewhat noise sensitive. It has the advantage that it tends to "square up" the input voltage-to-output voltage transfer function, hence its popular name "squaring circuit." It is frequently used in simple gates where the shape of the transfer function may be important. For more complicated circuits, where there are one or more stages of logic with gain between input and output pads, the squaring ability is pretty much lost; in fact, it is likely that high-gain, multiple-logic-level FAST circuits will oscillate if the input voltage is held exactly at threshold for any length of time.




Figure E1




Figure E2

#### CIRCUIT CHARACTERISTICS




Figure E3

Figure E4 shows a popular dynamic circuit that is used in conjunction with a resistor or squaring circuit pull down, and which insures that Cd cannot couple enough charge to the base of Qd to slow down a LOW-to-HIGH transition. In operation, as the emitter of Qd rises, charge is coupled through Cz4 into the base of Qz4 which turns on and shunts the Miller current flowing through Cd to ground. When the transition is finished, the current through CZ4 stops and Q<sub>74</sub> turns off. When the HIGH-to-LOW transition of Qb occurs, CZ4 discharges through S<sub>d4</sub>. Because Q<sub>Z4</sub> reduces the problem associated with Miller current, the circuit is called a "Miller Killer."




Figure E4

Figure E5 shows an active pull down for the base of  $Q_d$ . The drive for  $Q_{Z5}$  (not shown) must be generated from the same signal that drives the base of  $Q_c$ . When  $Q_c$  is on,  $Q_{Z5}$  must be off and when  $Q_c$  is off,  $Q_{Z5}$  turns on to hold the base of  $Q_d$  low. The impedance is very low, eliminating the capacitive-coupling noise problem.




Figure E5

## NOISE MARGIN AND CONTROL COMPONENTS

This section covers the following topics: 3-state control drivers and special 3-state problems;  $V_{\rm CC}$  turn-on current and 3-state glitches during power-up; and noise margin and ground voltage as relates to inputs.

#### 3-State Control Drivers

The normal TTL 3-state scheme is shown in Figure B2. The 3-state control voltage in the OFF state is high enough that St1 and St2 are reverse-blased; in the active state the control voltage is low, usually Vsat, so that the  $Q_a$ - $Q_b$  base emitter stack is off, as is the Qc-Qd stack. In the 3-state mode, Rc is dissipating maximum power. Blocking Schottky diode Sa prevents current from flowing backwards through Qa if the VCC pad is grounded, and the output pad high voltage can be about 4.5V before there is any significant 3-state leakage current. The only exception to this general rule with FAST is for the diode input transceiver function, where the same pad acts as an input or an output. In this case, the pad supplies one or more normal FAST unit loads of current if it is LOW, and tends to pull to  $2V_{BE}$  if it is floating. NPN input transceivers have normal low 3-state leakage.

There are several innovative improvements to the basic 3-state circuit, as shown in Figure F. The addition of inverter Qc2-Rc2 with a blocking Schottky Sc2 allows the addition of feedback diodes S<sub>s1</sub> and S<sub>s2</sub> to increase IAVL; Sc2 cannot be included in series with R<sub>c1</sub> because its forward voltage drop would lower VOH. An added benefit is that 3-state power is not increased, since only one Rc1 needs to be pulled low. The current through Q<sub>c2</sub> is available as added base drive to Q<sub>d</sub>, so nothing is wasted. An additional transistor may be paralleled with Qc1 and Qc2 to control an active pull-down version of impedance Z<sub>d</sub> which, discussed in a previous section, eliminates the Miller turn-on problem of Q<sub>d</sub>.

#### Turn-On Current and 3-State Glitches

There is no formal family specification that limits the amount of  $V_{CC}$  current a FAST circuit may draw during turn-on as  $V_{CC}$  rises from zero to 4.5V. However, for most new designs, and especially for circuits that have high  $I_{CC}$  requirements, an effort has been made to limit maximum turn-on  $I_{CC}$  to 110% of  $I_{CC}$  max. This precaution prevents an undesirable system situation where the  $V_{CC}$  power supply is large enough to drive the devices, but can't power them up. The major component of turn-on current is  $V_{CC}$  to ground feed-through of output stages. Unless specific steps are taken to prevent it, the pull-up Darlington turns on if  $V_{CC}$  is




Figure F. Improved 3-State Circuit

#### CIRCUIT CHARACTERISTICS

greater than  $2V_{BE}$ , and remains on until the on-chip voltage is high enough to set the phase splitter solidly in one or the other of its two states. The solution is to incorporate extra circuit components that will set the phase splitter at voltages nearly as low as  $2V_{BE}$ , or turn off the top device with a separate 3-state-type structure which activates at low  $V_{CC}$  voltages and becomes inoperative when  $V_{CC}$  is high.

The amount of current that can be fed from an output pad back into a grounded  $V_{\rm CC}$  pad, or through the chip to ground for an open  $V_{\rm CC}$  pad, depends on the design. Generally, 3-state feedback current is specifically limited to low values which are leakage or breakdown related. Other parts have medium to high current. Those with Darlington pull-downs connected to the output pad conduct the most.

Some 3-state parts, especially selected buffer functions, have additional circuit elements to insure that as they power on they source or sink no appreciable output current, provided that the 3-state control pads are in the active state as  $V_{\rm CC}$  rises. This means that  $V_{\rm CC}$  can be turned on or off at will in the system to conserve power, and bus voltages will not be affected. Parts with this capability are identified in the specific data sheets.

#### Noise Margin and Ground Voltage

One current-related noise problem that can influence system operation is described with reference to Figure G which shows an equivalent input and output stage. The main consideration is the problem of ground voltage as it affects input noise margin. The equivalent input circuit is represented by RIN and the four diodes D1-D4. These components establish a switching threshold voltage of 2VBE relative to chip ground. The on-chip voltage VIN must exceed this value by a margin large enough to guarantee a static HIGH logic level with sufficient overdrive to insure switching speed. The actual on-chip voltage VIN is the voltage applied between the input pad and ground pad less the voltage drop of the ground impedances R<sub>g</sub> and L<sub>g</sub>. This ground voltage is the sum of the steady-state voltage due to ground current flowing through Rg, and the inductive voltage drop across Lg, which is proportional to the rate at which the ground current is changing. The inductive drop is usually the larger of the two, and usually has a maximum positive value at the beginning of a HIGH-to-LOW transition of an output. The total ground current is the sum of the contributions from all the output stages on a chip, and




Figure G. Equivalent Input and Output Stages

the total ground voltage for a multipleoutput product can be much higher than that caused by switching a single output.

Excessive ground noise voltage in a system is likely to result, at the very least, in serious degradation of switching speed, and may produce glitches on outputs or cause system relaxation oscillations. The problem is not unique with FAST, but is greatly aggravated by the fast edge rates and large currents that FAST is designed to produce. Because of this, it is not always possible to replace other TTL families directly with equivalent FAST products. The major design considerations are the ground inductance between a stage and its driver; the efficiency of V<sub>CC</sub> bypassing, especially at low V<sub>CC</sub>; the total amount of load current the chip must switch at any one time, including the simultaneous contributions of multiple outputs: the size and timing of inductive output ringing or reflections from transmission lines; and the amount of feed-through current during switching of an output stage. The system designer has control of all of these factors except the last, which is determined by those circuit elements labeled as control components in Figure A.

The primary function of the control components is to force the state of the output pull-up and pull-down drivers. These must be driven differentially because the pull-up stage is a non-inverting emitter follower, and the pull-down is an inverting grounded emitter. During a switching transient it is possible for both drivers to be on simultaneously, and large  $V_{\rm CC}$ -to-ground current spikes are the result. One important function of the differential driver is to minimize the feed-through current. This can be ac-

complished in one of two ways: either turn one stage off before the other is switched on, or, more commonly, drive them together, but very fast so the feed-through current can flow for only a very short time. Both procedures are used with multiple variations in FAST circuits. The actual circuit design depends on how much of a problem feed-through current is for a particular logic function.

The simplest driver is the so-called phase splitter, which consists of Rc, Qc and Zd, as shown in Figure C. Rc provides the drive to the pull-up stage when Qc is off, and Qc emitter drives the output pull-down when Q<sub>d</sub> is on. The ON condition requires a voltage VIN high enough to provide current to the 2VBE base emitter stack of Qc and Qd. The OFF condition requires that V<sub>IN</sub> be less than 2VBF. The actual VIN low voltage is a compromise between insuring that Qc is off with a comfortable noise margin, and the increased delay in turning Qc on if its base is pulled lower than necessary. If the base is not pulled down sufficiently low, a system-related noise problem can occur, as illustrated in Figure H.

The scenario is that  $Q_d$  is presently on with the pad low at a  $V_{sat}$ . Th output is on the verge of a LOW-to-HIGH transition with  $V_{\rm IM}$  falling and  $Q_c$  ready to turn off. A problem occurs if, at the instant before the pull-up device turns on to force the output positive, the voltage from output pad to chip ground falls. This can happen if inductive ringing or transmission line undershoot occurs at the right moment to pull the pad down, or if ground current from additional on-chip complementary drivers flowing through  $Z_a$ 

#### CIRCUIT CHARACTERISTICS




Figure H

forces the chip ground positive with respect to the pad ground. The low pad voltage pulls down the emitter of Qc through the Schottky clamp diode  $S_d$ , and if  $V_{IN}$  is not sufficiently low, Qc cannot turn off. The net result is that Rc cannot rise, hence the LOW-to-HIGH transition is delayed until the voltage from output pad to chip ground can rise. The preventative actions are to reduce ground impedance, limit load currents on parts that have on-chip complementary outputs, and reduce undershoot by using good PC layout practices. Products that are particularly susceptible because of a higher than usual voltage for the LOW-state value of VIN are identified on the individual data sheets.

To reiterate, control of ground and  $V_{CC}$ noise is imperative if one is to realize the full speed advantages of FAST. The most vital consideration is the reduction of ground lead inductance to the lowest possible value by using ground planes and wide ground traces on PC boards; adequate low-inductance V<sub>CC</sub> bypassing is also necessary. Total load switching current for sensitive circuits must not exceed a value which overdrives actual ground or V<sub>CC</sub> impedance. Special pinouts with side-bonded V<sub>CC</sub> and ground pins are available on some part types. Low-impedance, short-lead surface-mounted packages may be used where fast, high-current switching is vital.

# Section 4 FAST User's Guide



#### INTRODUCTION

Signetics' FAST data sheets have been configured for quick usability.

They are self-contained and should require minimum reference to other sections for amplifying information.

### TYPICAL PROPAGATION DELAY AND SUPPLY CURRENT

The typical propagation delays listed at the top of the data sheets are the average between  $t_{\rm PLH}$  and  $t_{\rm PHL}$  for the most significant data path through the part.

In the case of clocked products, this is sometimes the maximum frequency of operation. In any event, this number is under the operating conditions of  $V_{CC} = 5.0V$  and  $T_A = 25\,^{\circ}C$ .

The typical  $I_{CC}$  current shown in that same specification block is the average current (in the case of gate, this will be the average of the  $I_{CCH}$  and  $I_{CCL}$  currents) at  $V_{CC} = 5.0V$  and  $T_A = 25\,^{\circ}C$ . It represents the total current through the package, not the current through the individual functions.

#### LOGIC SYMBOLS

There are two types of logic symbols. The conventional one, "Logic Symbol," explicitly shows the internal logic (except for complex logic). The other is "Logic Symbol (IEEE/IEC)" as developed by the IEC and IEEE. The International Electrotechnical Commission (IEC) has been developing a very powerful symbolic language that can show the relationship of each input of a digital logic circuit to each output without explicitly showing the internal logic. Internationally, Working Group 2 of IEC Technical Committee TC-3 is preparing a new document (Publication 617-12) that will consolidate the original work started in the mid-1960's and published in 1972 (Publication 117-15), and the amendments and supplements that have followed. Similarly, for the U.S.A., IEC Committee SCC 11.9 is revising the publication IEEE Std 91/ANSI Y32.14.

The up-to-date version of the IEEE/IEC logic symbols prepared by the IEEE and IEC can be purchased from either:

Institute of Electrical and Electronic Engineers/NC 345 East 47th Street New York, NY 10017

or

American National Standards Institute, Inc. 1430 Broadway New York, NY 10018

#### **ABSOLUTE MAXIMUM RATINGS**

The Absolute Maximum Ratings table carries the maximum limits to which the part can be subjected without damaging it ... there is no implication that the part will function at these extreme conditions. Thus, specifications such as the most negative voltage that may be applied to the outputs only guarantees that if less than -0.5V is applied to the output pin, after that voltage is removed, the part will still be functional and its useful life will not have been shortened.

Input and output voltage specifications in this table reflect the device breakdown voltages in the positive direction (+7.0V) and the effect of the clamping diodes in the negative direction (-0.5V).

Absolute maximum ratings imply that any transient voltages, currents, and temperatures will not exceed the maximum ratings. Typical absolute maximum ratings are shown in Table 1.

## RECOMMENDED OPERATING CONDITIONS

The Recommended Operating Conditions table has a dual purpose. In one sense, it

sets some environmental conditions (operating free-air temperature), and in another, it sets the conditions under which the limits set forth in the DC Electrical Characteristics table and AC Electrical Characteristics table will be met. Another way of looking at this table is to think of it not as a set of limits guaranteed by Signetics, but as the conditions Signetics uses to test the parts and guarantee that they will then meet the limits set forth in the DC and AC Electrical Characteritics tables.

Some care must be used in interpreting the numbers in these tables. Signetics feels strongly that the specifications set forth in a data sheet should reflect as accurately as possible the operation of the part in an actual system. In particular, the input threshold values of VIH and VIL can be tested by the user with parametric test equipment . . if V<sub>IH</sub> and V<sub>II</sub> are applied to the inputs, the outputs will be at the voltages guaranteed by the DC Electrical Characteristics table. There is a tendency on the part of some users to use VIH and VIII as conditions applied to the inputs to test the part for functionality in a "truth-table exerciser" mode. This frequently causes problems because of the noise present at the test head of automated test equipment. Parametric tests, such as those used for the output levels under the  $V_{IH}$  and  $V_{IL}$  conditions are done fairly slowly, on the order of milliseconds, and any noise present at the inputs has settled out before the outputs are measured. But in functionality testing, the outputs are examined much faster, before the noise on the inputs has settled out and the part has assumed its final and correct output state. Thus, VIH and VIL should never be used in testing the functionality of any FAST part type. For these types of tests, input voltages of +4.5V and 0.0V should be used for the HIGH and LOW states, respectively.

#### Table 1. Absolute Maximum Ratings

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	٧
lout	Current applied to output in LOW output state	40	48	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

In no way does this imply that the devices are noise sensitive in the final system. The use of "hard" HIGHs and LOWs during functional testing is done primarily to reduce the effects of the large amounts of noise typically present at the test heads of automated test equipment with cables that may at times reach several feet. The situation in a system on a PC board is less severe than in a noisy production environment. Typical recommended operating conditions are shown in Table 2.

by sinking the energy to ground or to  $V_{CC}$ , depending on the state. The ability of the output to do that is determined by its output impedance. The lower half of the output stage is a very low-impedance transistor which can effectively pull the noise source down. Because of the higher impedance of the upper stage of the output, it is not as effective in shunting the noise energy to  $V_{CC}$ , so that an extra 0.4V of noise immunity in the HIGH state compensates for the

Over a period of time,  $I_{OS}$  became a measure of the ability of an output to charge line capacitance. Assume a device is driving a long line and is in the LOW state. When the output is switched HIGH, the rise time of the output waveform is limited by the rate at which the line capacitance can be charged to its new state of  $V_{OH}$ . At the instant the output switches, the line capacitance looks like a short to ground.  $I_{OS}$  is the current demanded by the capacitive load as the voltage begins to rise and the

Table 2. Recommended Operating Conditions (FAST Family)

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F	UNIT	
	PARAMETER		Min	Max	UNII	
	Cumply voltage	Mil	4.5	5.0	5.5	٧
V <sub>CC</sub>	Supply voltage	Com'l	4.75	5.0	5.25	. V
V <sub>IH</sub>	HIGH-level input voltage		2.0		-	V
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
l <sub>iK</sub>	Input clamp current				- 18	mA
I <sub>OH</sub>	HIGH-level output current				-3	mA
	LOWLend	Mil			20	mA
OL	LOW-level output current	Com'l			24	mA
т	Operation from air termonature	Mil	- 55	,	125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

## DC ELECTRICAL CHARACTERISTICS

This table reflects the DC limits used by Signetics during their testing operations conducted under the conditions set forth in the Recommended Operating Conditions table. V<sub>OH</sub>, for example, is guaranteed to be no less than 2.7V when tested with V<sub>CC</sub>= + 4.75V, V<sub>IH</sub> = 0.8V across the temperature range of 0°C to +70°C, and with an output current of  $I_{OH} = -1.0$ mA. In this table, one sees the heritage of the original junctionisolated Schottky family ... VoL = 0.5V at IOI = 20mA. This gives the user a guaranteed worst-case LOW-state noise immunity of 0.3V. In the HIGH state the noise immunity is 0.7V worst case. Although at first glance it would seem one-sided to have greater noise immunity in the HIGH state than in the LOW, this is a useful state of affairs. Because the impedance of an output in the HIGH state is generally much higher than in the LOW state, more noise immunity in the HIGH state is needed. This is because the noise source couples noise onto the output connection of the device - that output tries to pull the noise source down higher impedance. The result is a nice balance of sink and drive current capabilities with the optimum amount of noise immunity in both states.

I<sub>1</sub>, the maximum input current at maximum input voltage, is a measure of the input leakage current at the guaranteed minimum input breakdown voltage of 7.0V. Although some users consider this to be a test of the input breakdown itself, that voltage is typically over 15V. At room temperature, this leakage current should be less than 10µA.

Short-circuit output current is a parameter that has appeared on digital data sheets since the inception of integrated circuit logic devices, but the meaning and implications of that specification have totally changed. Originally,  $I_{\rm OS}$  was an attempt to reassure the user that if a stray oscilloscope probe accidentally shorted an output to ground, the device would not be damaged. In this manner, an extremely long time was associated with the  $I_{\rm OS}$  test. However, thermally-induced malfunctions could occur after several seconds of sustained test.

demand decreases. We now reach the critical point in our discussion. The full value of  $l_{\rm OS}$  need only be supplied for a few hundred microseconds at most, even with  $1.0\mu{\rm Fd}$  of line capacitance tied to the output, a load that is unrealistically high by several orders of magnitude.

The effect of a large Ios surge through the relatively small transistors that make up the upper part of the output stage is not serious - AS LONG AS THAT CURRENT IS LIMITED TO A SHORT DURATION. If the hard short is allowed to remain, the full IOS current will flow through that output state and may cause functional failure or damage to the structure. A test-induced failure may occur if the IOS test time is excessive. As long as the IOS condition is very brief, typically 50ms or less with ATE equipment, the local heating does not reach the point where damage or functional failures might occur. As we have already seen, this is considerably longer than the time of the effective current surge that must be supplied by the device in the case of charging line capacitance. The Signetics' data sheet limits for IOS reflect the conditions that the part will

see in the system — full I<sub>OS</sub> spikes for extremely short periods of time. Problems could occur if slow test equipment or test methods ground and output for too long a time, causing functional failure or damage. DC electrical characteristics are shown in Table 3.

### AC ELECTRICAL CHARACTERISTICS

The AC Electrical Characteristics table contains the guaranteed limits when tested under the conditions set forth in the AC Test Circuits and Waveforms section. In

some cases, the test conditions are further defined by the AC setup requirements (see Table 5) — this is generally the case with counters and flip-flops where setup and hold times are involved.

All of the AC characteristics are guaranteed with 50pF load capacitance. The reason for choosing 50pF over 15pF as load capacitance is that it allows more leeway in dealing with stray capacitance, and also loads the device during rising or falling output transitions, which more closely resembles the loading to be expected in average applications, thus giving the designer more useful delay figures.

Although the 50pF load capacitance will increase the propagation delay by an average of about 1ns for FAST devices, it will increase several ns for standard Schottky devices

The load resistor of  $500\Omega$  is conveniently specified as both pull-up and pull-down load resistor.

FAST products are being released in the surface-mounted SO package as a commercial option. Because of the reduced inductance inherent in this package, minimum propagation delays are being derated by 0.2ns. This is reflected by a note at the bottom of Table 4.

Table 3. DC Electrical Characteristics (FAST<sup>TM</sup> Family)

				LIMITS2	2			00110110102
SYMBOL	PARAMET	EK	Min	Typ <sup>3</sup>	Max	UNIT	V <sub>cc</sub> ⁴	CONDITIONS <sup>2</sup>
V <sub>IH</sub>	Input HIGH voltage		2.0			٧		Recognized as a HIGH signal over recommended V <sub>CC</sub> and T <sub>A</sub> range
VIL	Input LOW voltage				0.8	٧		Recognized as a LOW signal over recommended V <sub>CC</sub> and T <sub>A</sub> range
V <sub>IK</sub>	Input clamp diode ve	oltage			- 1.2	٧	Min	I <sub>IN</sub> = - 18mA
V <sub>OH</sub>	Output HIGH	Std <sup>5</sup> Mil	2.5	3.4		V	Min	I <sub>OH</sub> = 20μA multiplied by output HIGH
<b>▼</b> OH	voltage	Std <sup>5</sup> Com'l	2.7	3.4			IVIIII	U.L. shown on data sheet
V <sub>OL</sub>	Output LOW voltage			0.35	0.5	٧	Min	$I_{OL} = -0.6$ mA multiplied by output LOW U.L. shown on data sheet
		1.0 U.L.		1	20			
I <sub>IH</sub>	Input HIGH current	2.0 U.L.		2	40	$\mu$ A	Max	$I_{1H} = 20\mu A$ multiplied by input HIGH U.L. shown on data sheet; $V_{1H} = 2.7$
		n U.L.		1	n(40)		}	0.2. c.
•	Input HIGH current, test, all inputs	breakdown		5	100			V 70V
l <sub>l</sub>	NPN inputs: <sup>6</sup> Input clamp current			500	1000	μΑ	Max	$V_{1N} = 7.0V$
		1.0 U.L.		- 0.4	- 0.6			
1	Input LOW current	2.0 U.L.		- 0.8	- 12	mA	Max	$I_{\rm IL} = -0.6$ mA multiplied by input LOV
I <sub>IL</sub>	input LOW current	n U.L.			n( - 0.6)	ША	IVIAX	U.L. shown on data sheet; V <sub>IN</sub> = 0.5\
1	NPN inputs	0.033 U.L.			- 0.02			
l <sub>ozh</sub>	3-State output OFF	current HIGH		2	50	μΑ	Max	V <sub>OUT</sub> = 2.4V
lozL	3-State output OFF	current LOW		2	- 50	μΑ	Max	V <sub>OUT</sub> = 0.5V
los <sup>7</sup>	Output short-	Standard <sup>5</sup> / 3-State	- 60	- 80	- 150		Max	V -0V
'os	circuit current	Buffers/Line Drivers	- 100	- 150	- 225	μΑ	IVIAX	$V_{OUT} = 0V$

#### NOTES

- 1. Unless otherwise noted, conditions and limits apply throughout the temperature range for which the particular device type is rated. The ground pin is the reference level for all applied and resultant voltages.
- 2. Unless otherwise stated on individual data sheets.
- 3. Typical characteristics refer to  $T_A = +25\,^{\circ}\text{C}$  and  $V_{CC} = +5.0\text{V}$ .
- 4. Min and Max refer to the values listed in the table of recommended operating conditions.
- 5. Standard refers to the totem-pole pull-up circuitry commonly used for the particular family, as distinguished from buffers, line drivers or 3-State outputs.
- 6. Used as an input current test at maximum input voltage for parts with an NPN input structure. This is not a leakage test.
- 7. For testing Ios. the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, Ios tests should be performed last.

Table 4. AC Characteristics

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

					54/74F		54	lF.	74	F	
	PARAMETER	TEST CONDI	TIONS	V.	x= +25 cc= +5 OpF, R <sub>L</sub>	.0V	CL=	= Mil 50pF 500Ω	CL=	= Com'l 50pF 500Ω	UNIT
	·			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 6,	'F374	100			60		70		MHz
t <sub>PLH</sub>	Propagation delay Latch Enable to output	Waveform 1,	'F373	3.0 2.0	9.0 4.0	11.5 7.0	3.0 2.0	17.0 8.5	5.0 3.0	13.0 8.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to output	Waveform 4,	'F373	3.0 2.0	5.3 3.7	7.0 5.0	3.0 1.7	8.5 6.0	3.0 2.0	8.0 6.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Clock to output	Waveform 6,	'F374	4.0 4.0	6.5 6.5	8.5 8.5	4.0 4.0	10.5 13.0	4.0 4.0	10.0 10.0	ns
t <sub>PZH</sub>	Enable time to HIGH level	Waveform 2	'F373 'F374	2.0 2.0	5.0 9.0	11.0 11.5	2.0 2.0	13.5 14.0	2.0 2.0	12.0 12.5	ns
t <sub>PZL</sub>	Enable time to LOW level	Waveform 3	'F373 'F374	2.0 2.0	5.6 5.3	7.5 7.5	2.0 2.0	10.5 10.0	2.0 2.0	8.5 8.5	ns
t <sub>PHZ</sub>	Disable time from HIGH level	Waveform 2	'F373 'F374	2.0 2.0	4.5 5.3	6.5 7.0	2.0 2.0	10.0 8.0	2.0 2.0	7.5 8.0	ns
t <sub>PLZ</sub>	Disable time from LOW level	Waveform 3	'F373 'F374	2.0 2.0	3.8 4.3	5.0 5.5	2.0 2.0	7.0 7.5	2.0 2.0	6.0 6.5	ns

NOTE

Subtract 0.2ns from minumum values for SO package.

Table 5. AC Setup Requirements

#### AC SETUP REQUIREMENTS

				54/74F		54	F	74	F	
	PARAMETER	TEST CONDITIONS	ν <sub>c</sub>	= + 25° c = + 5. 0pF, R <sub>L</sub> :	.0V	C <sub>L</sub> =	c = Mil 50pF 500Ω	T <sub>A</sub> , V <sub>CC</sub> = C <sub>L</sub> = R <sub>L</sub> =	50pF	UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>W</sub> (H) t <sub>W</sub> (L)	Latch Enable pulse width	Waveform 1, 'F373	6.0 6.0			6.0 6.0		6.0 6.0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, Data to Latch Enable	Waveform 5, 'F373	2.0 2.0			2.0 2.0		2.0 2.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, Data to Latch Enable	Waveform 5, 'F373	3.0 3.0			3.0 3.0		3.0 3.0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	Clock Pulse width	Waveform 6, 'F374	7.0 6.0			7.0 6.0		7.0 6.0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, Data to Clock	Waveform 7, 'F374	2.0 2.0			2.5 2.0		2.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, Data to Clock	Waveform 7, 'F374	2.0 2.0			2.0 2.5		2.0 2.0		ns

### TEST CIRCUITS AND WAVEFORMS

The 500Ω load resistor, R<sub>L</sub> to ground, as described in Figure 1, acts as a ballast to slightly load the totem-pole pull-up and limit the quiescent HIGH-state voltage to about + 3.5V. Otherwise, an output would rise quickly to about +3.5V, but then continue to rise very slowly up to about + 4.4V. On the subsequent HIGH-to-LOW transition, the observed tpHL would vary slightly with duty cycle, depending on how long the output voltage was allowed to rise before switching to the LOW state. Perhaps, more importantly, the 500 $\Omega$  resistor to ground can be a high-frequency, passive probe for a sampling scope, which costs much less than the equivalent high-impedance probe. Alternatively, the 500 $\Omega$  load to ground can simply be a 450  $\Omega$  resistor feeding into a 50  $\Omega$ coaxial cable leading to a sampling scope input connector, with the internal 50Ω termination of the scope completing the path to ground. Note that with this scheme there should be a matching cable from the device input pin to the other input of the sampling scope: this also serves as a  $50\Omega$  termination for the pulse generator that supplies the input signal.

Figure 2, Test Circuit for 3-State Outputs, shows a second 5000 resistor from the device output to a switch. For most measurements this switch is open; it is closed for measuring a device with Open-Collector outputs and for measuring one set of the Enable/Disable parameters (LOW-to-OFF and OFF-to-LOW) of a 3-State output. With the switch closed, the pair of 5000 resistors and the +7.0V supply establish a quiescent HIGH level of +3.5V, which correlates with the HIGH level discussed in the preceding paragraph.

As shown in Figure 3, AC Waveforms for FAST 54/74F373, 54/74F374, the disable times are measured at the point where the output voltage has risen or fallen by 0.3V from the quiescent level (i.e., LOW for  $t_{PLH}^2$  or HIGH for  $t_{PH}^2$ ).

Since the rising or falling waveform is RCcontrolled, the 0.3V of change is more linear and is less susceptible to external influences.

More importantly, from the system designer's point of view, 0.3V is adequate to ensure that a device output has turned OFF. It also gives system designers more realistic delay times to use in calculating minimum cycle times.

Good, high-frequency wiring practices should be used in constructing test jigs.




Figure 1. Test Circuit for Totem-Pole Outputs, 54/74F00




Figure 2. Test Circuits for 3-State and Open-Collector Outputs

Leads on the load capacitor should be as short as possible to minimize ripples on the output waveform transitions and to minimize undershoot. Generous ground metal (preferably a ground plane) should be used for the same reasons. A V<sub>CC</sub> bypass capacitor should be provided at the test socket, also with minimum lead lengths. Input signals should have rise and fall times of

2.5ns, and signal swing of 0V to +3.0V, 1.0MHz square wave is recommended for most propagation delay tests. The repetition rate must necessarily be increased for testing f<sub>MAX</sub>. Two pulse generators are usually required for testing such parameters as setup time, hold time, recovery time, etc.




Figure 3. AC Waveforms for FAST 54/74F373, 54/74F374

#### DC SYMBOLS AND DEFINITIONS

**Voltages** — All voltages are referenced to ground. Negative-voltage limits are specified as absolute values (i.e., — 10V is greater than — 1.0V).

V<sub>CC</sub> Supply voltage: The range of power supply voltage over which the device is guaranteed to operate within the specified limits.

V<sub>IK</sub> (Max) Input clamp diode voltage: The most negative voltage at an input when the specified current is forced out of that input terminal. This parameter guarantees the integrity of the input diode intended to clamp negative ringing at the input terminal.

V<sub>IH</sub> Input HIGH voltage: The range of input voltages recognized by the device as a logic HIGH.

V<sub>IH</sub> (Min) Minimum input HIGH voltage: This value is the guaranteed input HIGH threshold for the device. The minimum allowed input HIGH in a logic system.

V<sub>IL</sub> Input LOW voltage: The range of input voltages recognized by the device as a logic LOW.

V<sub>IL</sub> (Max) **Maximum input LOW voltage:** This value is the guaranteed input LOW threshold for the device. The maximum allowed input LOW in a logic system.

V<sub>M</sub>

Measurement voltage: The reference voltage level on AC waveforms for determining AC performance. Usually specified as 1.5V for the FAST family.

V<sub>OH</sub> (Min) Output HIGH voltage: The minimum guaranteed HIGH voltage at an output terminal for the specified output current I<sub>OH</sub> and at the minimum V<sub>CC</sub> value.

V<sub>OL</sub> (Max) Output LOW voltage: The maximum guaranteed LOW voltage at an output terminal sinking the specified load current I<sub>OL</sub>.

 $V_{T+}$  Positive-going threshold voltage: The input voltage of a variable threshold device which causes operation according to specification as the input transition rises from below  $V_{T-}$  (Min).

 $V_{T-}$  Negative-going threshold voltage: The input voltage of a variable threshold device which causes operation according to specification as the input transition falls from above  $V_{T+}$  (Max).

Currents — Positive current is defined as conventional current flow into a device. Negative current is defined as conventional current flow out of device. All current limits are specified as absolute values.

I<sub>CC</sub> Supply current: The current flowing into the V<sub>CC</sub> supply terminal of the circuit with specified input conditions and open outputs. Input conditions are chosen to guarantee worst-case operation unless specified.

I<sub>I</sub> Input leakage current: The current flowing into an input when the maximum allowed voltage is applied to the input. This parameter guarantees the minimum breakdown voltage for the input.

I<sub>IH</sub> Input HIGH current: The current flowing into an input when a specified HIGH-level voltage is applied to that input.

Input LOW current: The current flowing out of an input when a specified LOW-level voltage is applied to that input.

I<sub>OH</sub>

Output HIGH current: The leakage current flowing into a turned off Open-Collector output with a specified HIGH output voltage applied. For devices with a pull-up circuit, the I<sub>OH</sub> is the current flowing out of an output which is in the HIGH state.

I<sub>OL</sub> Output LOW current: The current flowing into an output which is the LOW state.

I<sub>OS</sub> Output short-circuit current: The current flowing out of an output which is in the HIGH state when that output is short circuit to ground.

Output off current HIGH: The current flowing into a disabled 3-State output with a specified HIGH output voltage applied.

I<sub>OZL</sub> Output off current LOW: The current flowing out of a disabled 3-State output with a specified LOW output voltage applied.

#### AC SYMBOLS AND DEFINITIONS

f<sub>MAX</sub>

Maximum clock frequency: The maximum input frequency at a Clock input for predictable performance.

Above this frequency the device may cease to function.

t<sub>PLH</sub> **Propagation delay time:** The time between the specified reference points on the input and output waveforms with the output changing from the defined LOW level to the defined HIGH level.

PHL Propagation delay time: The time between the specified reference points on the input and output waveforms with the output changing from the defined HIGH level to the defined LOW level.

t<sub>PHZ</sub>

Output disable time from HIGH level of a 3-State output: The delay time between the specified reference points on the input and output voltage waveforms with the 3-State output changing from the HIGH level to a high-impedance "off" state.

t<sub>PLZ</sub>

Output disable time from LOW level of a 3-State output: The delay time between the specified reference points on the input and output voltage waveforms with the 3-State output changing from the LOW level to a high-impedance "off" state.

t<sub>PZH</sub>

Output enable time to a HIGH level of a 3-State output: The delay time between the specified reference points on the input and output voltage waveforms with the 3-State output changing from a high-impedance "off" state to HIGH level.

t<sub>PZL</sub>

Output enable time to a LOW level of a 3-State output:
The delay time between the specified reference points on the input and output voltage waveforms with the 3-State output changing from a high-impedance "off" state to LOW level.

Hold time: The interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its continued recognition. A negative hold time indicates that the correct logic level may be released prior to the active transition of the timing pulse and still be recognized.

- Setup time: The interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its recognition. A negative setup time indicates that the correct logic level may be initiated sometime after the active transition of the timing pulse and still be recognized.
- t<sub>W</sub> Pulse width: The time between the specified reference points on the leading and trailing edges of a pulse.
- t<sub>rec</sub> Recovery time: The time between the reference point on the trailing edge of an asynchronous input control

- pulse and the reference point on the activating edge of a synchronous (clock) pulse input such that the device will respond to the synchronous input.
- t<sub>TLH</sub> **Transition time, LOW-to-HIGH:** The time between two specified reference points on a waveform, normally 10% and 90% points, that is changing from LOW to HIGH.
- t<sub>THL</sub> **Transition time, HIGH-to-LOW:** The time between two specified reference points on a waveform, normally 90% and 10% points, that is changing from HIGH to LOW.
- t<sub>r</sub>, t<sub>f</sub> Clock input rise and fall times: 10% to 90% value.

#### **DESIGN CONSIDERATIONS**

#### INTRODUCTION

The properties of high-speed FAST logic circuits dictate that care be taken in the design and layout of a system.

Some general design considerations are included in this section. This is not intended to be a thorough guideline for designing FAST systems, but a reference for some of the constraints and techniques to be considered when designing a high-speed system.

#### HANDLING PRECAUTIONS

As described in the Circuit Characteristics section, FAST devices can be more susceptible to damage from electrostatic discharge (ESD).

- Signetics FAST devices are shipped in conducting foam or anti-static tubes and foil-lined boxes to minimize ESD during shipment and unloading.
- Before opening the shipment of FAST devices, make sure that the individual is grounded and all handling means (such as tools, fixtures, and benches) are grounded.
- After removal from the shipping material, the leads of the FAST devices should always be grounded. In other words, FAST devices should be placed leads-down on a grounded surface, since ungrounded leads will attract static charge.
- Do not insert or remove devices in sockets with power applied. Ensure that power supply transients, such as occur during power turn on-off, do not exceed absolute maximum ratings.
- After assembly on PC boards, ensure that ESD is minimized during handling, storage or maintenance.
- FAST inputs should never be left floating on a PC board. This precaution applies to any TTL family. As a temporary measure, a resistor with a resistance greater than 10k ohms should be soldered on the open input. The resistor will limit accidental damage if the PC board is removed and brought into contact with static-generating materials.

#### INPUT CLAMPING

FAST circuits are provided with clamp diodes on the device inputs to minimize negative ringing effects. These diodes should not be used to clamp negative DC voltages or long-duration, negative pulses. Certain FAST part types with the NPN base input structure also provide clamping of positive overshoots.

#### **UNUSED INPUTS**

Proper digital design rules dictate that all unused inputs on TTL devices be tied either HIGH or LOW. This is especially important with FAST logic.

Electrically-open inputs can degrade AC noise immunity as well as the switching speed of the device. Small geometries make FAST more susceptible to damage by electrostatic discharge than other TTL families. Tying inputs to  $V_{\rm CC}$  or GND, directly or through a resistor, protects the device from in-circuit electrostatic damage. Additionally, while most unconnected TTL inputs float HIGH, FAST devices with NPN inputs float LOW.

FAST devices do not require an input resistor to tie the input HIGH. Inputs can be connected directly to  $V_{\rm CC}$  as well as ground.

Possible ways of handling unused inputs are:

- Unused active-HIGH NAND or AND inputs to V<sub>CC</sub>. The inputs should be maintained at a voltage greater than 2.7V, but should not exceed the absolute maximum rating.
- Connect unused active-HIGH NOR or OR inputs to ground.
- Tie unused active-HIGH NAND or AND inputs to an used input of the same gate, provided that the HIGH-level fanout of the driving circuit is not impaired.
- Connect the unused active-HIGH NAND or AND inputs to the output of an unused gate that is forced HIGH.

## MIXING FAST WITH OTHER TTL FAMILIES

Most TTL families are intended to be used together, but this cannot be done indiscriminately. Each family of TTL devices has unique input and output characteristics optimized to achieve the desired speed or power features. High-speed devices such as 54/74F are designed with relatively low input and output impedances. The speed of these devices is determined primarily by fast rise and fall times internally, as well as at the input and output nodes. These fast transitions cause noise of various types in the system. Power and ground line noise is generated by the large currents needed to charge and discharge the circuit and load capacitances during the switching transitions. Signal line noise is generated by the fast output transitions and the relatively low output impedances, which tend to increase reflections.

The noise generated by these 54/74F devices can only be tolerated in systems designed with very short signal leads. ground planes, and good, well-bypassed power distribution networks. Mixing the slower TTL families such as 54/74 and 54LS/74LS with the higher speed families is also possible but must be done with caution. The slower speed families are more susceptible to induced noise than the higher speed families due to their higher input and output impedances. The low power Schottky 54/74LS family is especially sensitive to induced noise and must be isolated as much as possible from the 54/ 74F devices. Separate or isolated power and ground systems are recommended, and the LS input signal lines should not run adjacent to lines driven by 54/74F.

### INPUT LOADING AND OUTPUT DRIVE COMPARISON

The logic levels of all TTL products are fully compatible with each other. However, the input loading and output drive characteristics of each family are different and must be taken into consideration when mixing them in a system. Table 1 shows the relative drive capabilities of each family for commercial temperature and voltage ranges. For military ranges, the 74LS drive capabilities must be cut in half. Note that 74F buffers have three times the drive capability of standard 74F devices; in fact, they can drive more loads than any other non-buffer TTL device.

## INPUT-OUTPUT LOADING AND FAN-OUT TABLE

For convenience in system design, the input-output loading and fan-out characteristics of each circuit are specified in terms of unit loads and actual load value. One FAST Unit Load (U.L.) in the HIGH state is defined as  $20\mu A$ ; thus both the input HIGH leakage current,  $I_{\rm HI}$ , and output HIGH current-sourcing capability,  $I_{\rm OH}$ , are normalized to  $20\mu A$ .

Similarly, one FAST Unit Load (U.L.) in the LOW state is defined as 0.6mA and both the input LOW current,  $I_{\rm IL}$ , and input LOW current/TL, and the output LOW current-sinking capability,  $I_{\rm OL}$ , are normalized to 0.6mA.

For added convenience, the actual load value in amperes is listed in the column adjacent to U.L.

On some FAST devices, high-impedance NPN base input structure has been utilized.

#### DESIGN CONSIDERATIONS

Table 1. Loading Comparisons

DRIVEN D	DEVICE AMILY:	74F	74F (NPN)	74LS	74	74S	8200/9300	82800
DRIVING DEVICE FAMILY	I <sub>IL</sub> (Max) I <sub>OL</sub> (Min)	0.6mA	20μΑ	0.4mA	1.6mA	2.0mA	1.6mA	0.4mA
			Maxim	um Nun	nber of L	oads D	riven	
74F	20mA	33	1,000	50	12.5	10	12	50
74F (NPN)	64mA	106	3,200	160	40	32	40	160
74LS	8mA	13	400	20	5	4	5	20
74LS Buffer	24mA	40	1,200	60	15	12	15	60
74	16mA	26	800	- 40	10	8	10	40
74 Buffer	40mA	78	2,400	120	30	24	30	120
74S	20mA	33	1,000	50	12.5	10	12	50
74S Buffer	60mA	100	3,000	150	37.5	30	37	150
8800/9300	16mA	26	800	40	10	8	10	40
82S00	20mA	33	1,000	50	12	10	12	50

With this structure, the LOW level input current,  $I_{1L}$ , has been reduced to  $20\mu A$ . This characteristic is 30 times lower than the requirement of devices using the conventional input structure. This feature improves fan-out in the LOW state and can help reduce part count in system design by eliminating buffers in some applications.

#### **CLOCK PULSE REQUIREMENTS**

All FAST clock inputs are buffered to increase their tolerance of slow positive-clock edges and heavy ground noise. Nevertheless, the rise time on positive-edge-triggered devices should be less than the nominal clock-to-output delay time measured between 0.8V to 2.0V levels of the clock driver for added safety margin against heavy ground noise. Not only a fast rising, clean clock pulse is required, but the path between the clock drive and clock input of the device should be well-shielded from electromagnetic noise.

#### **FAST OUTPUTS TIED TOGETHER**

The only FAST outputs that are designed to be tied together are Open-Collector and 3-State outputs. Standard FAST outputs should not be tied together unless their logic levels will always be the same; either all HIGH or all LOW. When connecting Open-Collector or 3-State outputs together, some general guidelines must be observed.

#### **Open-Collector Outputs**

These devices must be used whenever two or more OR-tied outputs will be at opposite

logic levels at the same time. These devices must have a pull-up resistor (or resistors) added between the OR-tie connector and  $V_{\rm CC}$  to establish an active-HIGH level. Only special high-voltage buffers can be tied to a higher voltage than  $V_{\rm CC}$ . The minimum and maximum size of the pull-up resistor is determined as follows:

$$R(Min) = \frac{V_{CC}(Max) - V_{OL}}{I_{OL} - N_2(I_{IL})}$$

$$R (Max) = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$

where:  $I_{OL} = Minimum I_{OL}$  guarantee or ORtied elements.

N<sub>2</sub> (I<sub>IL</sub>) = Cumulative maximum input LOW current for all inputs tied to ORtie connection.

N<sub>1</sub> (I<sub>OH</sub>)= Cumulative maximum output HIGH leakage current for all outputs tied to OR-tie connection.

N<sub>2</sub> (I<sub>IH</sub>) = Cumulative maximum input HIGH leakage current for all inputs tied to OR-tie connection.

If a resistor divider network is used to provide the HIGH level, the R (Max) must be decreased enough to provide the required [(V<sub>OH</sub>/R (pull-down)] current.

Minimum propagation delay results when the minimum value of external pull-up resistor is used in Load Circuit 1, Figure 1. Diodes should be fast recovery 1N4376 or equivalent. External pull-up resistor, Load Circuits 2 and 3, give progressively slower propagation delays.

#### **3-State Outputs**

3-State outputs are designed to be tied together, but are not designed to be active simultaneously. In order to minimize noise and protect the outputs from excessive power dissipation, only one 3-State output should be active at any time. This generally requires that the output enable signals be non-overlapping. When TTL decoders are used to enable 3-State outputs, the decoder should be disabled while the address is being changed. Since all TTL decoder outputs are subject to decoding spikes, nonoverlapping signals cannot normally guarantee when the address is changing.

Since most 3-State output enable signals are active-LOW, shift registers or edgetriggered storage registers provide good output enable buffers. Shift registers with one circulating LOW bit, such as the 'F164 or 'F194, are ideal for sequential enable signals. The 'F174 or 'F273 can be used to buffer enable signals from TTL decoders or microcode (ROM) devices. Since the outputs of these registers will change from LOW-to-HIGH faster than from HIGH-to-LOW, the selection of one device at a time is assured.

#### GND

Good system design starts with a well-thought-out ground layout. Try to use ground plane if possible. This will save headaches later on. If ground strip is used, try to reduce ground path in order to minimize ground inductance. This prevents crosstalk problems. Quite often, jumper wire is used for connecting to ground at the breadboarding stage, but a solid ground must be used even at the breadboarding stage.

#### $v_{cc}$

Typical dynamic impedance of un-bypassed  $V_{\rm CC}$  runs from 50 $\Omega$  to 100 $\Omega$ , depending on  $V_{\rm CC}$  and GND configuration. This why a sudden current demand, due to an IC output switching, can cause momentary reduction in  $V_{\rm CC}$  unless a bypass (decoupling) capacitor is located near  $V_{\rm CC}$ .

Not only is there a sudden current demand due to output switching transient, there is also a heavy current demand by the buffer driver. Assuming the buffer output sees a  $50\Omega$  dynamic load and the buffer LOW-to-HIGH transition is 2.5V, the current demand is 50mA per buffer. If it is an octal buffer, the current demand could be 0.4mA per package in 3ns time!

#### **DESIGN CONSIDERATIONS**




Figure 1

The next step is to figure out the capacitance requirement for each bypass capacitor. Using the previously-mentioned octal buffer and assuming the  $V_{CC}$  droop is 0.1V, then C is:

$$C = \frac{0.4A \times 3 \times 10^{-9} \text{ sec}}{0.1V} = 12 \times 10F^{-9}$$
$$= 0.012 \mu F$$

This formula is derived as follows:

$$Q = CV$$

by differentiation:

$$\frac{\Delta Q}{\Delta t} = C \frac{\Delta V}{\Delta t}$$

Since 
$$\frac{\Delta Q}{\Delta t} = I$$

the equation becomes  $I = C \frac{\Delta t}{\Delta t}$ 

hence, 
$$C = \frac{I\Delta t}{\Delta V}$$

Select the C bypass  $\geq 0.02\mu F$  and try to use a high-quality RF capacitor. Place one bypass capacitor for each buffer and one bypass capacitor every two other types of IC packages. Make sure that the leads are cut as short as possible.

In addition, place bypass capacitors on a board to take care of board-level current transients.

#### **CROSSTALK**

The best way to handle crosstalk is to prevent it from occurring in the first place; quick-fixes are troublesome and costly. To prevent crosstalk, maximize spacing between signal lines and minimize spacing between signal lines and ground lines. Preferably, place ground lines between signal lines. For added precaution, add a ground trace alongside either the potential crosstalker or the cross-listener.

For backplane, or wirewarp, use twisted pair for for sensitive functions — clocks, asynchronous set or reset, asynchronous

parallel load especially leading to LS inputs. In flat cable, make every other conductor ground.

For multilayer P.C. boards, run signal lines in adjacent planes perpendicular to prevent magnetic coupling, and limit capacitive coupling. Use power shield ( $V_{\rm CC}$  or ground plane) in between signal planes.

Since any voltage change, noise or otherwise, arriving at the unterminated end of transmission lines double in amplitude, terminating the line even partially reduces the amplitude of the signal (noise or otherwise) appearing at the end of the line; therefore, using a terminating resistor whose value is equal to the line characteristics impedance will help in reducing crosstalk.

## **NOTES**

## Section 5 54/74F Series

Signetics



#### **Quad Two-Input NAND Gate**

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F00	3.4ns	4.4mA

#### ORDERING CODE

•		
PACKAGES	COMMERCIAL RANGES  V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F00N	
Plastic SO	N74F00D	
Ceramic DIP		S54F00F
Ceramic LLCC		S54F00G

NOTE '

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

#### **FUNCTION TABLE**

INP	ОИТРИТ	
A	В	Y
L	L	Н
L	ј н	Н
н	L	Н
Н	Н	L

H = HIGH voltage level


L = LOW voltage level

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
A, B	Inputs	1.0/1.0	20μA/0.6mA
Y	Output	50/33	1.0mA/20mA

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



## ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
lout	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F	LIANT	
	TANAMETER		Min		Max	UNIT
	Constructions	Mil	4.5	5.0	5.5	V
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
VIL	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				- 18	· mA
Гон	HIGH-level output current				-1	mA
loL	LOW-level output current				20	mA
_		Mil .	- 55		125	°C
$T_A$	Operating free-air temperature	Com'l	0		. 70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TECT	TEST CONDITIONS <sup>1</sup>			54/74F00		
	PARAMETER	IESI				Typ <sup>2</sup>	Max	UNIT
V <sub>OH</sub> HIGH-level output voltage		$V_{CC} = MIN, V_{IL} = I$	MAX, I <sub>OH</sub> = MAX,	Mil	2.5	3.4		٧
V <sub>OH</sub>	man-level output voltage	V <sub>IH</sub> =	MIN	Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OL</sub> = MAX				0.35	0.5	٧
VIK	Input clamp voltage	$V_{CC} = MIN, I_i = I_{IK}$				- 0.73	- 1.2	٧
1,	Input current at maximum input voltage	V <sub>CC</sub> =	MAX, $V_i = 7.0V$		,	5	100	μА
LiH	HIGH-level input current	V <sub>CC</sub> =	MAX, V <sub>I</sub> = 2.7V			1	20	μА
1 <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> =	MAX, $V_1 = 0.5V$			- 0.4	- 0.6	mA
los	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_O = 0.0V$			- 60	- 80	- 150	mA
	Supply current (total)	V MAY	I <sub>CCH</sub> V <sub>IN</sub> = GN	D		1.9	2.8	mA
Icc	Supply current (total)	$V_{CC} = MAX$ $I_{CCL}$ $V_{IN} = 4$		/		6.8	10.2	mA

#### NOTES

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.


<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

			54/74F		5	4F	74	F	
PARAMETER	TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Com'l $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> Propagation delay	Waveform 1	2.4 2.0	3.7 3.2	5.0 4.3	2.0 1.2	7.0 6.5	2.4 2.0	6.0 5.3	ns

NOTE


Subtract 0.2ns from minimum values for SO package.

#### **AC WAVEFORM**



## 5

#### **TEST CIRCUITS AND WAVEFORMS**




#### **DEFINITIONS**

 $R_L$  = Load resistor to GND; see AC CHARACTERISTICS for value.  $C_L$  = Load capacitance includes jig and probe capacitance; see AC

CHARACTERISTICS for value.

R<sub>T</sub> = Termination resistance should be equal to Z<sub>OUT</sub> of pulse generators.



		INPUT PULSE REQUIREMENTS								
FAMILY	MILY Amplitude Rep. Rate Pulse Width t <sub>TLH</sub> t <sub>THL</sub>									
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns					

#### **Quad Two-Input NOR Gate**

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F02	3.4ns	4.4mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F02N	·
Plastic SO	N74F02D	
Ceramic DIP		S54F02F
Ceramic LLCC		S54F02G

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

#### **FUNCTION TABLE**

INF	UTS	OUTPUT
Α	В	Υ
L	L	н
L L	( н	L
Н	L	L
н	Н	L

H = HIGH voltage level

L = LOW voltage level


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
A, B	Inputs	1.0/1.0	20μA/0.6mA
Y	Output	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



#### GATE

## ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
IIN	Input current	-30 to +5	- 30 to +5	mA
V <sub>out</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
lout	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER				UNIT	
	/ Allameter		Min	Nom	Max	UNII
, , , , , , , , , , , , , , , , , , ,	Cupality validade	Mil	4.5	5.0	5.5	٧
V <sub>cc</sub>	V <sub>CC</sub> Supply voltage	Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				- 18	mA
Гон	HIGH-level output current				<b>– 1</b>	mA
I <sub>OL</sub>	LOW-level output current				20	mA
_	Operating free six temperature	Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER	7507	TEST COMPLETIONS			54/74F02		
FARAMETER		1551	TEST CONDITIONS <sup>1</sup>			Typ <sup>2</sup>	Max	UNIT
V 110111-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-		V <sub>CC</sub> = MIN, V <sub>II</sub> =	MAX, V <sub>IH</sub> = MIN,	Mil	2.5	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	1 90 1		Com'l	2.7	3.4		,^V
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OL</sub> = MAX				0.35	0.5	V
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{1K}$				- 0.73	- 1.2	V
l <sub>i</sub>	Input current at maximum input voltage	V <sub>CC</sub> =	MAX, $V_1 = 7.0V$			5	100	μΑ
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> =	MAX, $V_1 = 2.7V$			1	20	μΑ
I <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> =	MAX, V <sub>1</sub> = 0.5V			- 0.4	- 0.6	mA
los	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_O = 0.0V$			- 60	80	- 150	mA
,	Cumply ourrent4 (total)	V MAY	I <sub>CCH</sub> Outputs I	HIGH		3.0	5.6	mA
Icc	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX	I <sub>CCL</sub> Outputs	LOW		7.0	13	mA

#### NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.
- 3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.
- 4. ICC is measured with outputs open.

5

#### GATE


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

			54/74F		5	4F	74	F	i
PARAMETER	TEST CONDITIONS	\ \	$\Gamma_{A} = +25^{\circ}$ $I_{CC} = +5.0$ $C_{L} = 50 \text{pF}$ $R_{L} = 500 \Omega$	) <b>V</b> :	C <sub>L</sub> =	V <sub>CC</sub> Mil 50pF 500Ω	T <sub>A</sub> , Co C <sub>L</sub> = R <sub>L</sub> =	m'l 50pF	UNIT
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> Propagation delay	Waveform 1	2.5 2.0	4.4 3.2	5.5 4.3	2.5 1.5	7.5 6.5	2.5 2.0	6.5 5.3	ns


NOTE

Subtract 0.2ns from minimum values for SO package.

#### **AC WAVEFORM**



#### **TEST CIRCUITS AND WAVEFORMS**



#### **DEFINITIONS**

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

 $C_L^- = \mbox{Load}$  capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T =$  Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

#### 

F44411 V		INPUT PULS	E REQUIREMEN	TS	
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>t</sup> TLH	<sup>t</sup> THL
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns

#### **Hex Inverter**

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F04	3.5ns	6.9mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F04N	
Plastic SO	N74F04D	
Ceramic DIP		S54F04F
Ceramic LLCC		S54F04G

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

#### **FUNCTION TABLE**

INPUT	ОИТРИТ
Α	Y
L	Н
н	L

H = HIGH voltage level L = LOW voltage level


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
Α	Inputs	1.0/1.0	20μA/0.6mA
Υ	Outputs	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



FAST 54/74F04 **INVERTER** 

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
· V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	-0.5 to + V <sub>CC</sub>	V
l <sub>out</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F			
				Min Nom Max			
	Supply voltage	Mil	4.5	5.0	5.5	٧	
V <sub>CC</sub>		Com'l	4.75	5.0	5.25	٧	
V <sub>IH</sub>	HIGH-level input voltage	·	2.0			٧	
V <sub>IL</sub>	LOW-level input voltage				0.8	٧	
I <sub>IK</sub>	Input clamp current				- 18	mA	
I <sub>OH</sub>	HIGH-level output current				-1	mA	
l <sub>OL</sub>	LOW-level output current			i	20	mA	
-	Operating free-air temperature	Mil	- 55		+ 125	°C	
TA		Com'l	0		70	°C	

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEST CONDITIONS <sup>1</sup>		54/74F04				
	PARAMETER			Min	Typ <sup>2</sup>	Max	UNIT	
V	HIGH-level output voltage	V <sub>CC</sub> = MIN, V <sub>II</sub> =	MAX, V <sub>IH</sub> = MIN,	Mil	2.5	3.4		>
V <sub>OH</sub>	nigh-level output voltage	I <sub>OH</sub> = MAX Com'I		Com'l	2.7	3.4		<b>V</b>
$V_{OL}$	LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OL</sub> = MAX			0.35	0.5	٧	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$			- 0.73	- 1.2	٧	
1,	Input current at maximum input voltage	, V <sub>CC</sub> =	: MAX, V <sub>1</sub> = 7.0V			5	100	μΑ
I <sub>tH</sub>	HIGH-level input current	V <sub>cc</sub> =	MAX, V <sub>I</sub> = 2.7V			1	20	μΑ
I <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> =	MAX, V <sub>I</sub> = 0.5V			- 0.4	- 0.6	mA
Ios	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_O = 0.0V$		- 60	- 85	- 150	mA	
	Supply current <sup>4</sup> (total)	V MAY	I <sub>CCH</sub> Outputs	HIGH		2.8	4.2	mA
Icc	Supply current (total)	V <sub>CC</sub> = MAX I <sub>CCL</sub> Outputs L		_OW		10.2	15.3	mA

#### NOTES

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at V<sub>CC</sub>=5V, T<sub>A</sub>= 25°C.
3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.

<sup>4.</sup> I<sub>CCH</sub>, V<sub>IN</sub> = GND; I<sub>CCL</sub>, V<sub>IN</sub> = 4.5V.

#### **INVERTER**


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

		54/74F		$\begin{array}{c} 54F \\ T_A,V_{CC} \\ Mil \\ C_L = 50pF \\ R_L = 500\Omega \end{array}$		$74F$ $T_A, V_{CC}$ $Com'I$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
PARAMETER	TEST CONDITIONS V		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$						
		Min	Тур	Max	Min	Max	Min	Max	1
t <sub>PLH</sub> Propagation delay	Waveform 1	2.4 1.5	3.7 3.2	5.0 4.3	1.5 1.1	8.0 6.5	2.4 1.5	6.0 5.3	ns

NOTE


Subtract 0.2ns from minimum values for SO package.

#### **AC WAVEFORM**



## 5

#### **TEST CIRCUITS AND WAVEFORMS**




#### **DEFINITIONS**

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

 $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $\boldsymbol{R}_T$  = Termination resistance should be equal to  $\boldsymbol{Z}_{OUT}$  of pulse generators.



F4.8411.V	INPUT PULSE REQUIREMENTS					
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>t</sup> TLH	tTHL	
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns	
-						

#### **Quad Two-Input AND Gate**

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F08	4.1ns	7.1mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to +70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F08N	
Plastic SO	N74F08D	
Ceramic DIP		S54F08F
Ceramic LLCC		S54F08G

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

#### **FUNCTION TABLE**

INP	OUTPUT	
Α	В	Υ
L	L	L
L	Н	L
H	L '	L
{ . Η :	н	н

H = HIGH voltage level


L = LOW voltage level

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
A, B	Inputs	1.0/1.0	20μA/0.6mA
Y	Outputs	50/33	1.0mA/20mA

One (1.0) FAST unit load (U.L.) is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	-0.5 to +7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	-0.5 to +7.0	٧
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER					
			Min		Max	UNIT
.,		Mil	4.5	5.0	5.5	٧
V <sub>CC</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				- 18	mA
I <sub>OH</sub>	HIGH-level output current				<b>– 1</b>	mA
I <sub>OL</sub>	LOW-level output current				20	mA
т	Operating free-air temperature	Mil	<b>– 55</b>		125	°C
$T_A$		Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

						54/74F08			
PARAMETER		TES	TEST CONDITIONS <sup>1</sup>			Typ <sup>2</sup>	Max	UNIT	
.,	1110111	$V_{CC} = MIN, V_{IL} =$	$V_{CC} = MIN, V_{IL} = MAX, I_{OL} = MAX,$ $V_{IH} = MIN$ Com		2.5	3.4		V	
V <sub>OH</sub>	V <sub>OH</sub> HIGH-level output voltage	V <sub>IH</sub> =			2.7	3.4		V	
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5	V	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				- 0.73	- 1.2	V	
l <sub>l</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V				5	100	μΑ	
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$				1	20	μΑ	
I <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_I = 0.5V$				- 0.4	- 0.6	mA	
los	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_{O} = 0.0V$			- 60	- 90	150	mA	
	C	V MAY	I <sub>CCH</sub> Outputs	HIGH		5.5	8.3	mA	
Icc	Supply current <sup>4</sup> (total)	$V_{CC} = MAX$	I <sub>CCL</sub> Output L	ow		8.6	12.9	mA	

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

4. I<sub>CCH</sub>, V<sub>IN</sub> = 4.5V; I<sub>CCL</sub>, V<sub>IN</sub> = GND.

For Conditions shown as MiN or MAX, use the appropriate value specimes under recommended operating definitions of the appropriate value specimes under recommended operating definitions of the appropriate values.
 All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
 Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.


#### **AC CHARACTERISTICS**

			54/74F		5	4F	74	F	
PARAMETER	TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_{A}, V_{CC}$ $Com'l$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT	
	·	Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> Propagation delay	Waveform 1	3.0 2.5	4.2 4.0	5.6 5.3	2.5 2.0	7.5 7.5	3.0 2.5	6.6 6.3	ns


NOTE

Subtract 0.2ns from minimum values for SO package.

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**




#### DEFINITIONS

 $R_L$  = Load resistor to GND; see AC CHARACTERISTICS for value.

 $C_L^-$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



F44411 V	INPUT PULSE REQUIREMENTS					
FAMILY	Amplitude	mplitude Rep. Rate Pr		Pulse Width t <sub>TLH</sub> t <sub>1</sub>		
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns	

#### Triple Three-Input NAND ('F10), AND ('F11) Gates

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)		
74F10	3.5ns	3.3mA		
74F11	4.2ns	5.3mA		

#### ORDERING CODE

O D E (								
PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C						
Plastic DIP	N74F10N • N74F11N							
Plastic SO	N74F10D • N74F11D							
Ceramic DIP		S54F10F • S54F11F						
Ceramic LLCC		S54F10G • S54F11F						

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

#### **FUNCTION TABLE**

	NPUTS	3	OUTPUTS		
Α	В	С	Y('F10)	Y('F11)	
L	L	L	Н	L	
L	L	н	н	L	
L	н	L	н	L	
ļ L	Н	Н	н	L	
Н	L	L	н	L	
Н	L	Н	н	L	
Н	н	L	н	L	
Н	Н	Ħ	L	Н	

H = HIGH voltage level L = LOW voltage level


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low	
A-C	Inputs	1.0/1.0	20μA/0.6mA	
Υ	Outputs	50/33	1.0mA/20mA	


NOTE

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



5

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	-0.5 to +7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
·I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>out</sub>	Voltage applied to output in HIGH output state	-0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F			
				Nom	Max	UNIT	
V	Supply voltage	Mil	4.5	5.0	5.5	٧	
V <sub>cc</sub>		Com'l	4.75	5.0	5.25	V	
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧	
V <sub>IL</sub>	LOW-level input voltage				0.8	٧	
l <sub>ik</sub>	Input clamp current				- 18	mA	
Гон	HIGH-level output current				-1	mA	
I <sub>OL</sub>	LOW-level output current				20	mA	
		Mil	- 55		125	°C	
TA	Operating free-air temperature	Com'l	0		70	°C	

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	_	54	54/74F10, 11				
	PARAMETER	TEST CONDITIONS <sup>1</sup>			Min	Typ <sup>2</sup>	Max	UNIT
V	LIICH level entrut veltere		$V_{CC} = MIN, V_{II} = MAX, V_{IH} = MIN,$ Mil			3.4		٧
V <sub>OH</sub>	HIGH-level output voltage		$I_{OH} = MAX$	Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				- 0.73	- 1.2	٧
1,	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$				5	100	μА
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$				1	20	μА
1 <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$				- 0.4	- 0.6	mA
Ios	Short-circuit output current <sup>3</sup>	V	$V_{\rm CC} = MAX, V_{\rm O} = 0.0V$		- 60	- 75	- 150	mA
			I <sub>CCH</sub> Outputs HIGH	,510		1.8	2.1	mA
	Supply current <sup>4</sup> (total)		I <sub>CCL</sub> Outputs LOW	'F10		6.0	7.7	mA
Icc	Supply current (total)	$V_{CC} = MAX$	I <sub>CCH</sub> Outputs HIGH	7544		4.7	6.2	mA
			I <sub>CCL</sub> Outputs LOW	'F11		7.2	9.7	mA

#### NOTES

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing los, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.

<sup>4. &#</sup>x27;F10 measure I<sub>CCH</sub> with V<sub>IN</sub> = GND and I<sub>CCL</sub> with V<sub>IN</sub> = 4.5V.

<sup>&#</sup>x27;F11 measure  $I_{CCH}$  with  $V_{IN} = 4.5V$  and  $I_{CCL}$  with  $V_{IN} = GND$ .

#### **GATES**


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

		T	54/74F	c	54 Ta.	IF V <sub>CC</sub>		4F V <sub>CC</sub>	
PARAMETER	TEST CONDITIONS	V	$C_C = +5.0$ $C_L = 50$ $C_L = 500$	V	C <sub>L</sub> =	lil	Co C <sub>L</sub> =	m'l	unit
		Min	Тур	Max	Min	Max	Min	Max	]
t <sub>PLH</sub> Propagation delay	Waveform 1 'F10	2.4 2.0	3.7 3.2	5.0 4.3	2.0 1.5	7.0 6.5	2.4 2.0	6.0 5.3	ns
t <sub>PLH</sub> Propagation delay	Waveform 2 'F11	3.0 2.5	4.2 4.1	5.6 5.5	2.5 2.0	7.5 7.5	3.0 2.5	6.6 6.5	ns

NOTE


Subtract 0.2ns from minimum values for SO package.

#### **AC WAVEFORMS**



## 5

#### **TEST CIRCUITS AND WAVEFORMS**



#### **Dual 4-Input NAND Schmitt Trigger**

#### DESCRIPTION

The F13 contains two 4-input NAND gates which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have greater noise margin than conventional NAND gates.

Each circuit contains a 4-input Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem-pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positivegoing and negative-going input threshold (typically 800mV) is determined by resistor ratios and is essentially insensitive to temperature and supply voltage variations. As long as three inputs remain at a more positive voltage than  $V_{T+MAX}$ , the gate will respond in the transitions of the other input as shown in Waveform 1.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F13	7.8ns	5.5mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> =5V ±5%; T <sub>A</sub> =0°C to +70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F13N	
Plastic SO	N74F13D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

#### **FUNCTION TABLE**

	IN	OUTPUT					
Α	В	С	D	Y			
L	Х	Х	Х	Н			
X	L	Х	Х	Н			
Х	X	L	X	н			
X	X	Х	L	н			
Н	H	Н	l H	L			

H = HIGH voltage level

L = LOW voltage level

X = Don't care


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low		
A,B,C,D	Inputs	1.0/1.0	20μA/0.6mA		
Υ	Outputs	50/33	1.0mA/20mA		


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



#### SCHMITT TRIGGER

#### FAST 54/74F13

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT	
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧	
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V	
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to + 5	mA	
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V	
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA	
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C	

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER		54/74F			UNIT
			Min Nom		Max	UNIT
V	Our all and the second	Mil	4.5	5.0	5.5	V
V <sub>cc</sub>	Supply voltage	Com'i	4.75	5.0	5.25	V
l <sub>iK</sub>	Input clamp current				- 18	mA
l <sub>он</sub>	HIGH-level output current				<b>– 1</b>	mA
loL	LOW-level output current				20	mA
7		Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	242445752					54/74F13			
	PARAMETER	TEST CONDITIONS <sup>1</sup>			Min	Typ <sup>2</sup>	Max	UNIT	
V <sub>T+</sub>	Positive-going threshold	V <sub>CC</sub> = 5.0V			1.5	1.7	2.0	V	
V <sub>T</sub> _	Negative-going threshold		V <sub>CC</sub> = 5.0V		0.5	0.9	1.1	V	
$\Delta V_T$	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )		V <sub>CC</sub> = 5.0V		0.4	0.8		V	
.,	I II CI I I I I I I I I I I I I I I I I	$V_{CC} = MIN, V_I = V_{T-MIN},$ $I_{OH} = MAX$		Mil	2.5	3.4		V	
V <sub>OH</sub>	HIGH-level output voltage			Com'l	2.7	3.4		V	
VoL	LOW-level output voltage	$V_{CC} = MIN, V_{I} = V_{T+MAX}, I_{OL} = MAX$			0.3	0.5	V		
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$			- 0.73	- 1.2	V		
I <sub>T+</sub>	Input current at positive-going threshold	$V_{CC} = 5.0V, V_{I} = V_{T+}$			0		μΑ		
I <sub>T</sub> _	Input current at negative- going threshold	$V_{CC} = 5.0V, V_{I} = V_{T_{-}}$			- 350	,	μΑ		
l <sub>l</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>i</sub> = 7.0V			5	100	μΑ		
I <sub>IH</sub>	HIGH-level input current	V <sub>cc</sub> =	= MAX, V <sub>I</sub> = 2.7	'V		1	20	μΑ	
I <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$			- 0.2	- 0.6	mA		
los	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_O = 0.0V$		- 60	- 120	150	mA		
,	Supply current <sup>4</sup> (total)	I <sub>CCH</sub> Outputs HIGH		outs HIGH		4.5	8.5	mA	
Icc	Supply current (total)	$V_{CC} = MAX$	I <sub>CCL</sub> Outp	outs LOW		7.0	10.0	mA	

#### NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.
- 3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.
- 4. I<sub>CCH</sub>, V<sub>IN</sub> = GND. I<sub>CCL</sub>, V<sub>IN</sub> = 4.5V.


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

		54/74F			54F		74F		
PARAMETER	TEST CONDITIONS	ONS V <sub>CC</sub>		$T_A = +25^{\circ}C$ $I_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Com'I $C_L = 50pF$ $R_L = 500\Omega$	
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> Propagation delay	Waveform 1	4.0 9.0	5.5 11.0	7.0 13.5	3 9	11 16.5	4.0 9.0	8.0 13.5	ns


NOTE


Subtract 0.2ns from minimum values for SO package.

#### **AC WAVEFORM**



#### **TEST CIRCUITS AND WAVEFORMS**





#### DEFINITIONS

 $R_L$  = Load resistor to GND; see AC CHARACTERISTICS for value.  $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

#### INPUT PULSE DEFINITIONS 90% V<sub>iref</sub>(L) V<sub>iref</sub>(H) NEGATIVE 10% 10% 0V --- tTHL(tr) tTLH(tr)-TLH(tr) tTHL(tf)-AMP (V) 90% 90% POSITIVE **PULSE** V<sub>Iref</sub>(H) V<sub>Iref</sub>(L) 10% $V_{M} = 1.5V$

F44411 V	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH tT			
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns		

### **Hex Inverter Schmitt Trigger**

#### **DESCRIPTION**

The 'F14 contains six logic inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have greater noise margin than conventional inverters.

Each circuit contains a Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem-pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transition, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input thresholds (typically 800mV) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations.

#### **FUNCTION TABLE**

INPUT	OUTPUT
Α	Υ
0	1
1	0

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F14	5.0 ns	18 mA

#### ORDERING CODE

PACKAGES COMMERCIAL RANGES  V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C		MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F14N	
Plastic SO	N74F14D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
Α	Inputs	1.0/1.0	20μA/0.6mA
Y	Outputs	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



5

#### **SCHMITT TRIGGER** FAST 54/74F14

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			UNIT		
PARAMETER			Min	Nom	Max	UNIT
	Cupply veltage	Mil	4.5	5.0	5.5	V
V <sub>cc</sub>	CC Supply voltage	Com'l	4.75	5.0	5.25	V
I <sub>IK</sub>	Input clamp current				<b>– 18</b>	mA
I <sub>OH</sub>	HIGH-level output current				-1	. mA
loL	LOW-level output current				20	mA
_	On anathra for a six to an anathra	Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l-	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

DADAMETED		750		101	54/74F14			
	PARAMETER	TEST CONDITIONS <sup>1</sup>		Min	Typ <sup>2</sup>	Max	UNIT	
V <sub>T+</sub>	Positive-going threshold		V <sub>CC</sub> = 5.0V		1.4	1.7	2.0	٧
V <sub>T</sub> _	Negative-going threshold		$V_{CC} = 5.0V$		0.5	0.9	1.1	٧
$\Delta V_T$	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )		V <sub>CC</sub> = 5.0V		0.4	0.8		٧
, , , , , , , , , , , , , , , , , , ,	IIIOI I I and a man a mala a a	V <sub>CC</sub> = MIN, V <sub>I</sub> =	= V <sub>T MIN</sub> ,	Mil	2.5	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	$I_{OH} = M$	AX	Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_I = V_{T + MAX}, I_{OL} = MAX$			0.35	0.5	٧	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				- 0.73	- 1.2	٧
I <sub>T+</sub>	Input current at positive-going threshold	V <sub>CC</sub> = 5.0V, V <sub>I</sub> = V <sub>T+</sub>			0.0		μΑ	
I <sub>T</sub> _	Input current at negative- going threshold	$V_{CC} = 5.0V, V_1 = V_{T_{-}}$			175		μΑ	
I,	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$			5	100	μΑ	
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$			1	20	μΑ	
I <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_I = 0.5V$			- 0.2	- 0.6	mA	
Ios	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		- 60	- 135	- 150	mA	
	Complete accepted 4 (4 a 4 a 1)	V 1444V	I <sub>CCH</sub> O	utputs HIGH		13	22	mA
Icc	Supply current <sup>4</sup> (total)	v <sub>CC</sub> = MAX	CC = MAX			23	32	mA

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

4.  $I_{CCH}$ ,  $V_{IN} = GND$ ;  $I_{CCL}$ ,  $V_{IN} = 4.5V$ .

<sup>2.</sup> All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.

### SCHMITT TRIGGER


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

		54/74F			54F		74F		
PARAMETER	TEST CONDITIONS	į v	$T_A = +25^{\circ}$ $T_{CC} = +5.0$ $T_{CC} = +5.0$ $T_{CC} = +5.0$ $T_{CC} = +5.0$	v	C <sub>L</sub> =	V <sub>CC</sub> Ail 50pF 500Ω	T <sub>A</sub> , Co C <sub>L</sub> = R <sub>L</sub> =	50pF	UNIT
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> Propagation delay	Waveform 1	2.5 3.5	4.6 5.5	6.5 7.5	2.0 3.0	9.0 10.0	2.5 3.0	7.5 8.0	ns

NOTE


Subtract 0.2ns from minimum values for SO package.

#### **AC WAVEFORM**



# 5

#### **TEST CIRCUITS AND WAVEFORMS**



### **Dual Four-Input NAND Gate**

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F20	3.5ns	2.2mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to +70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F20N	·
Plastic SO	N74F20D	
Ceramic DIP		S54F20F
Ceramic LLCC		S54F20G

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

#### **FUNCTION TABLE**

	INP	OUTPUT		
Α	В	С	D	Υ
L	Х	Х	Х	Н
X	L	×	X	н
X	X	L	X	н
Х	X	Х	L	н
Н	Н	Н	H	L

H = HIGH voltage level L = LOW voltage level

X = Don't care


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	PINS DESCRIPTION		LOAD VALUE High/Low	
A, B, C, D	Inputs	1.0/1.0	20μA/0.6mA	
Υ	Outputs	50/33	1.0mA/20mA	


NOTE

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



### GATE

**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
lout	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER						
PARAMETER			Min		Max	UNIT
V <sub>CC</sub>	Supply voltage	Mil	4.5	5.0	5.5	٧
		Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
VIL	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				- 18	mA
I <sub>OH</sub>	HIGH-level output current				-1	mA
I <sub>OL</sub>	LOW-level output current				20	mA
<del></del>	Operating free-air temperature	Mil	55		125	°C
TA		Com'l	0		70	· °C

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETER		TTOT CONDITIONS			54/74F20			
PARAMETER		IES	TEST CONDITIONS <sup>1</sup>			Typ <sup>2</sup>	Max	UNIT	
V	HIGH lovel output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> =	MAX, I <sub>OH</sub> = MAX,	Mil	2.5	3.4		٧	
V <sub>OH</sub>	HIGH-level output voltage	V <sub>IH</sub> = MIN Com'I			2.7	3.4		٧	
VoL	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5	٧	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$				- 0.73	- 1.2	٧	
I <sub>1</sub>	Input current at maximum input voltage	V <sub>cc</sub> :	$V_{CC} = MAX, V_i = 7.0V$			5	100	μΑ	
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> =	= MAX, V <sub>I</sub> = 2.7V			1	20	μΑ	
I <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> :	$V_{CC} = MAX, V_I = 0.5V$			- 0.4	- 0.6	mA	
los	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_{O} = 0.0V$			- 60	- 85	- 150	mA	
[	Supply current (total)	V - MAY	I <sub>CCH</sub> V <sub>IN</sub> = GNI	)		0.9	1.4	mA	
Icc	Supply culterit (total)	$V_{CC} = MAX$	I <sub>CCL</sub> V <sub>IN</sub> = 4.5V			3.4	5.1	mA	

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25\,^{\circ}C$ .

5

<sup>3.</sup> Not more than one output should be shorted at a time. For testing los, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shortling of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, log tests should be performed last.


# AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

		54/74F			54F  T <sub>A</sub> , V <sub>CC</sub> Mil  C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		$74F$ $T_A, V_{CC}$ $Com'l$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT
PARAMETER	TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$							
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> Propagation delay	Waveform 1	2.4 2.0	3.7 3.2	5.0 4.3	2.0 1.5	7.0 6.5	2.4 2.0	6.0 5.3	ns


NOTE

Subtract 0.2ns from minimum values for SO package.

#### **AC WAVEFORM**



#### **TEST CIRCUITS AND WAVEFORMS**



## Quad Two-Input OR Gate

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F32	4.1ns	8.2mA

#### **ORDERING CODE**

ONDERING GODE							
PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C					
Plastic DIP	N74F32N						
Plastic SO	N74F32D						
Ceramic DIP		S54F32F					
Ceramic LLCC		S54F32G					

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

#### **FUNCTION TABLE**

INP	INPUTS		
Α	В	Υ	
L	L	L	
L	н	Н	
Н	L	Н	
н	Н	н	

H = HIGH voltage level L = LOW voltage level


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low	
A, B	Inputs	1.0/1.0	20μA/0.6mA	
Υ	Outputs	50/33	1.0mA/20mA	


Note:

One (1.0) FAST unit load (U.L.) is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



### GATE

#### ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
l <sub>out</sub>	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F			
				Nom	Max	UNIT	
.,	Complex college	Mil	4.5	5.0	5.5	٧	
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧	
V <sub>IH</sub>	HIGH-level input voltage		2.0			V	
V <sub>IL</sub>	LOW-level input voltage				0.8	٧	
I <sub>IK</sub>	Input clamp current				- 18	mA	
Іон	HIGH-level output current	·			-1	mA	
loL	LOW-level output current				20	mA	
_	Operating free-air temperature	Mil	- 55		125	°C	
T <sub>A</sub>		Com'l	0		70	°C	

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	D. D. M. T. T. D.		T 0011DITION01	CONDITIONS1			54/74F32			
PARAMETER		IES	TEST CONDITIONS <sup>1</sup>			Typ <sup>2</sup>	Max	UNIT		
.,	HICH level autout voltage	$V_{CC} = MIN, V_{II} = MAX, V_{IH} = MIN,$		Mil	2.5	3.4		V		
V <sub>OH</sub>	HIGH-level output voltage	Іон			I <sub>OH</sub> = MAX Com <sup>2</sup>	Com'l	2.7	3.4		V
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> =	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$			0.35	0.5	V		
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{1K}$			- 0.73	- 1.2	٧			
I <sub>1</sub>	Input current at maximum input voltage	V <sub>cc</sub>	$V_{CC} = MAX, V_1 = 7.0V$			5	100	μΑ		
I <sub>tH</sub>	HIGH-level input current	V <sub>cc</sub>	= MAX, V <sub>I</sub> = 2.7V			1	20	μΑ		
I <sub>IL</sub>	LOW-level input current	V <sub>cc</sub>	= MAX, V <sub>1</sub> = 0.5V			- 0.4	- 0.6	mA		
los	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_O = 0.0V$		- 60	- 90	- 150	mA			
1	Supply current <sup>4</sup> (total)	V -MAY	I <sub>CCH</sub> Outputs	HIGH		6.1	9.2	mA		
Icc	Supply current (total)	V <sub>CC</sub> = MAX I <sub>CCL</sub> Output L		.OW		10.3	15.5	mA		

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

4. I<sub>CCH</sub>, V<sub>IN</sub> = 4.5V; I<sub>CCL</sub>, V<sub>IN</sub> = GND.

All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
 Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

### GATE


#### **AC CHARACTERISTICS**

			54/74F		5-	4F	74	F	
PARAMETER	TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Com'l $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> Propagation delay	Waveform 1	3.0 3.0	4.2 4.0	5.6 5.3	3.0 2.5	7.5 7.5	3.0 3.0	6.6 6.3	ns


NOTE

Subtract 0.2ns from minimum values for SO package.

#### **AC WAVEFORM**



#### **TEST CIRCUITS AND WAVEFORMS**




#### DEFINITIONS

R<sub>L</sub> = Load resistor to GND; see AC CHARACTERISTICS for value.

 $\overline{\text{C}_{\text{L}}}$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $\ensuremath{R_T} = \ensuremath{T\text{ermination}}$  resistance should be equal to  $\ensuremath{Z_{OUT}}$  of pulse generators.



	INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>†</sup> TLH	t <sub>THL</sub>			
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns			

#### Preliminary

### **Quad Two-Input NAND Buffer**

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F37	3.5ns	18mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES  V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F37N	
Plastic SO	N74F37D	
Ceramic DIP		
Ceramic LLCC	·	

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

#### **FUNCTION TABLE**

INP	UTS	OUTPUT
Α	В	Y
L	L	Н
L	н	Н
Н	L	н
н	н	L

H = HIGH voltage level L = LOW voltage level


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
A, B	Inputs	1.0/1.0	20μA/0.6mA
Υ	Outputs	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu\text{A}$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



### LOGIC SYMBOL (IEEE/IEC)



### **BUFFER**

#### **Preliminary**

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
VIN	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to +5	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in LOW output state	128	128	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	0.			54/74F		
PARAMETER			Min	Nom	Max	UNIT
V <sub>cc</sub>	Supply voltage	Mil	4.5	5.0	5.5	v
		Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
l <sub>iK</sub>	Input clamp current				- 18	mA
I <sub>ОН</sub>	HIGH-level output current				-3	mA
1	LOW love Love and average	Mil			48	mA
OL	LOW-level output current	Com'l			64	mA
<del>-</del>	Operating free sixtemporature	Mil'I	<b>–</b> 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			coupi-iouel			54/74F37			
	PARAMETER	TEST CONDITIONS <sup>1</sup>			Min	Typ <sup>2</sup>	Max	UNIT	
V		V <sub>CC</sub> = MIN, V <sub>IL</sub> = M	AX, I <sub>OH</sub> = MAX,	Mil	2.5	3.4		٧	
V <sub>OH</sub>	HIGH-level output voltage	V <sub>IH</sub> = N	AIN	Com'l	2.7	3.4		V	
	LOW lavel autout valtage	$V_{CC} = MIN, V_{IL} = MAX, V_{IL} = MAX$		Mil				V	
VOL	LOW-level output voltage			Com'l		0.35	0.5	V	
VIK	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$			-0.73	-1.2	V		
1,	Input current at maximum input voltage	$V_{CC} = N$	$1AX, V_i = 7.0V$			5	100	μΑ	
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = N$	$1AX, V_1 = 2.7V$			1	2	μΑ	
IIL	LOW-level input current	V <sub>CC</sub> = N	$MAX, V_1 = 0.5V$			-0.4	-0.6	mA	
Ios	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		-100		-225	mA		
	Construction (Astall)	V 1443V	I <sub>CCH</sub> V <sub>IN</sub> = 0	and				mA	
Icc	Supply current (total)	$V_{CC} = MAX$ $I_{CCL}$ $V_{IN} =$		1.5V			22	mA	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- For Conditions shown as MiN or MAX, use the appropriate value specified under recommended operating conditions on the appropriate specified under recommended operating conditions on the appropriate specified operations. All appropriate specified under recommended operating conditions on the appropriate specified operations. All appropriate specified operations of the appropriate specified operations of the propriate specified operations. All appropriate specified operations of the propriate specified operations of the propriate specified operations. All appropriate specified operations of the propriate specified operations of the propriate specified operations. All appropriate specified operations of the appropriate specified operations of the appropriate specified operations. All appropriate specified operations of the appropriate specified operations of the appropriate specified operations. All appropriate specified operations of the appropriate specified operations. All appropriate specified operations of the appro

### **BUFFER**

#### Preliminary


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

			54/74F		54	4F	74	F	
PARAMETER	TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Mil $C_L = 50 pF$ $R_L = 500 \Omega$		$T_{A}, V_{CC}$ $Com'I$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT	
, i		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> Propagation delay	Waveform 1	2.4 1.5	3.7 3.2	5.0 4.3	2.0 1.5	7.0 6.5	2.4 2.0	6.0 6.0	ns


NOTE

Subtract 0.2ns from minimum values for SO package.

#### **AC WAVEFORM**



#### **TEST CIRCUITS AND WAVEFORMS**



## BUFFER FAST 54/74F38

#### Preliminary

### **Quad Two-Input NAND Buffer (Open Collector)**

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F38	5.5ns	18mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F38N	
Plastic SO	N74F38D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

#### **FUNCTION TABLE**

INP	OUTPUT	
Α	В	Y
L	L	Н
L	н	Н
Н	L	Н
н	н	L

H = HIGH voltage level L = LOW voltage level


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
A, B	Inputs	1.0/1.0	20μA/0.6mA
Υ	Output	150/106.7	3.0mA/64mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



5

FAST 54/74F38

#### BUFFER

### **Preliminary**

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT	
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧	
VIN	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧	
IIN	Input current	- 30 to +5	- 30 to + 5	mA	
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	-0.5 to +V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧	
l <sub>out</sub>	Current applied to output in LOW output state	128	128	mA	
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C	

#### RECOMMENDED OPERATING CONDITIONS

	DADAMETED			54/74F		
	PARAMETER		Min	Nom	Max	UNIT
.,	0	Mil	4.5	5.0	5.5	V
$V^{CC}$	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
VIL	LOW-level input voltage				0.8	V
l <sub>IK</sub>	Input clamp current				-18	mÁ
Гон	HIGH-level output current				-3	mA
	LOWIs-rate at a second	Mil			48	mA
lor	LOW-level output current	Com'l			64	mA
<del>-</del>		Mil	-55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	242445752	TEST CONDITIONS <sup>1</sup>			54/74F38			
	PARAMETER				Min	Typ <sup>2</sup>	Max	UNIT
· /	HIGH level output voltage	$V_{CC} = MIN, V_{IL} = MA$	AX, I <sub>OH</sub> = MAX,	Mil	2.5	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	V <sub>IH</sub> = MIN Com'I		Com'l	2.7	3.4		٧
· ·	LOW level cutrut voltage	$V_{CC} = MIN, V_{IL} = MAX,$ $V_{IH} = MIN$ $I_{OL} = MAX$		Mil				٧
V <sub>OL</sub>	LOW-level output voltage	V <sub>IH</sub> = MIN	IOL = MAX	Com'l		0.35	0.5	٧
VIK	Input clamp voltage	$V_{CC} = MIN, I_i = I_{IK}$			-0.73	-1.2	V	
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = M	$AX, V_1 = 7.0V$			5	100	μА
1 <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = M	AX, V <sub>1</sub> = 2.7V			1	2	μА
I <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> = M	$AX, V_1 = 0.5V$			-0.4	-0.6	mA
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		-100		-225	mA	
	Cupply assessed (Antal)	V MAY	I <sub>CCH</sub> V <sub>IN</sub> =	GND			22	mA
ICC	Supply current (total)	V <sub>CC</sub> = MAX	I <sub>CCL</sub> V <sub>IN</sub> =	4.5V			22	mA

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

# 5

### **BUFFER**

Preliminary


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

				$\begin{array}{c} 54F \\ T_A, V_{CC} \\ Mil \\ C_L = 50pF \\ R_L = 500\Omega \end{array}$		74F  T <sub>A</sub> , V <sub>CC</sub> Com'l  C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		UNIT	
PARAMETER	TEST CONDITIONS								
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> Propagation delay	Waveform 1							9 6	ns


NOTE

Subtract 0.2ns from minimum values for SO package.

#### **AC WAVEFORM**



#### **TEST CIRCUITS AND WAVEFORMS**




#### DEFINITIONS

 $R_L = Load$  resistor; see AC CHARACTERISTICS for value.

 $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>t</sup> TLH	tTHL		
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns		

#### Preliminary

### **Dual Four-Input NAND Buffer**

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F40	3.5ns	16mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C			
Plastic DIP	N74F40N				
Plastic SO	N74F40D				
Ceramic DIP					
Ceramic LLCC					

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

#### **FUNCTION TABLE**

	INP	OUTPUT		
Α	В	С	D	Y
L	Х	Х	Х	Н
Х	L	Х	X	Н
X	Х	L	Х	н
X	Х	X	L	н
Н	.H	н	Н	L

H = HIGH voltage level

L = LOW voltage level

X = Don't care


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
A,B,C,D	Inputs	1.0/1.0	20μA/0.6mA
Y	Outputs	150/106.7	3.0mA/64mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



### LOGIC SYMBOL (IEEE/IEC)



### BUFFER FAST 54/74F40

#### **Preliminary**

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
lout	Current applied to output in LOW output state	128	128	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER		}	54/74F		UNIT
	PANAMETEN		Min	Nom	Max	UNII
V	Cumply walks as	Mil	4.5	5.0	5.5	V
v <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				<b>– 18</b>	mA
Гон	HIGH-level output current				-3	mA
	LOW lovel output ourrent	Mil			48	mA
OL	LOW-level output current	Com'l			64	1 IIIA
<del>-</del>		Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED					)		
	PARAMETER	TEST CONDITIONS <sup>1</sup>				Typ <sup>2</sup>	Max	UNIT
V	HIGH-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> =	$V_{CC} = MIN, V_{IL} = MAX, I_{OH} = MAX, V_{IH} = MIN$ $Mil$ $Com'l$			3.4		٧
V <sub>OH</sub>	nigh-level output voltage	V <sub>IH</sub> =				3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{IL} = MAX, V_{CC} = V_{IH} = V_{IH}$			0.35	0.5	v	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$				- 0.73	- 1.2	V
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> =	MAX, $V_1 = 7.0V$			5	100	μА
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> =	MAX, V <sub>1</sub> = 2.7V			1	2	μА
I <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> =	MAX, $V_1 = 0.5V$			- 0.4	- 0.6	mA
Ios	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX$			- 100		- 225	mA
1	Supply current <sup>4</sup> (total)	V MAY	I <sub>CCH</sub> Outputs	HIGH				mA
1CC	Supply current (total)	$V_{CC} = MAX$	I <sub>CCL</sub> Outputs LOW				22	mA

#### NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.
- 3. Not more than one output should be shorted at a time. For testing los, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, log tests should be performed last.
- 4.  $I_{CCH}$ ,  $V_{IN} = GND$ ;  $I_{CCL}$ ,  $V_{IN} = Open$ .


#### **BUFFER**

#### Preliminary


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

		54/74F			5-	4F	74	F		
PARAMETER	TEST CONDITIONS	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Com'I $C_L = 50pF$ $R_L = 500\Omega$		UNIT		
		Min	Тур	Max	Min	Max	Min	Max	[ [	
t <sub>PLH</sub> Propagation delay	Waveform 1	2.4 1.5	3.7 3.2	5.0 4.3	2.0 1.5	7.0 6.5	2.4 2.0	6.0 6.0	ns	

#### **AC WAVEFORM**




#### **TEST CIRCUITS AND WAVEFORMS**



#### **DEFINITIONS**

 $R_L$  = Load resistor; see AC CHARACTERISTICS for value.  $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



F4.8411.37		INPUT PULSE REQUIREMENTS									
FAMILY	Amplitude	Rep. Rate	Pulse Width	t <sub>TLH</sub>	tTHL						
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns						

### Four-Two-Three-Two-Input AND-OR-Invert Gate

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F64	4.0ns	2.5mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F64N	
Plastic SO	N74F64D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

#### **FUNCTION TABLE**

		OUTPUT									
Α	A B C D E F G H J K L									Y	
Н	Н	Х	Х	Х	Х	Х	Х	Х	Х	Х	L
X	X	Н	Н	Н	Н	X	Х	X	Х	x	L
X	X	) X	X	Х	X	Н	Н	Н	X	X	L
X	x										L
	All other combinations										Н

H = HIGH voltage level

L = LOW voltage level

X = Don't care


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
A-L	Inputs	1.0/1.0	20μA/0.6mA
Y	Outputs	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



GATE

FAST 54/74F64

### ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	54F	74F	UNIT	
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V	
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V	
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA	
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V	
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA	
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C	

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER					
	PANAMETEN		Min	Nom	Max	UNIT
.,	Supply voltage	Mil	4.5	5.0	5.5	٧
V <sub>cc</sub>		Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				- 18	mA
I <sub>OH</sub>	HIGH-level output current				- 1.0	mA
I <sub>OL</sub>	LOW-level output current				20	mA
_	Operating free-air temperature	Mil	<b>– 55</b>		125	°C
TA		Com'l	0		70	°C

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	750	- 001101101101					
	PARAMETER	TEST CONDITIONS <sup>1</sup>				Typ <sup>2</sup>	Max	UNIT
V <sub>OH</sub>	HIGH-level output voltage	$V_{CC} = MIN, V_{IL} = MAX, I_{OH} = MAX,$ Mil			2.5	3.4	,	V
▼ он	man-level output voltage	V <sub>IH</sub> =	Com'l	2.7	3.4		٧	
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5	V
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$				- 0.73	- 1.2	٧
11	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$				5	100	μА
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> =	$= MAX, V_1 = 2.7V$			1	20	μА
I <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> =	$= MAX, V_1 = 0.5V$			- 0.4	- 0.6	mA
Ios	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> =	MAX, V <sub>O</sub> = 0.0V		- 60	- 80	150	mA
	Cupply ourrent (tetal)	V MAY	I <sub>CCH</sub> V <sub>IN</sub> = GN	D		1.9	2.8	mA
Icc	Supply current (total)	V <sub>CC</sub> = MAX	I <sub>CCL</sub> V <sub>IN</sub> = 4.5\	/		3.1	4.7	mA

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.


### GATE

#### **AC CHARACTERISTICS**


			54/74F		5	4F	74	1F	
PARAMETER	TEST CONDITIONS	CONDITIONS $V_{CC} = +5.0V$ $C_L = 50pF$ $C_L = 50pF$ $C_L$		Co C <sub>L</sub> =	$T_A$ , $V_{CC}$ Com'I $C_L = 50pF$ $R_L = 500\Omega$				
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> Propagation delay t <sub>PHL</sub> Address to output	Waveform 1	2.5 2.0	4.6 3.2	6.0 4.5	2.5 1.5	8.0 6.5	2.5 2.0	7.0 5.5	ns

Subtract 0.2ns from minimum values for SO package.

#### **AC WAVEFORM**




#### **TEST CIRCUITS AND WAVEFORMS**



#### **DEFINITIONS**

R<sub>L</sub> = Load resistor to GND; see AC CHARACTERISTICS for value.  $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



FAMILY	INPUT PULSE REQUIREMENTS								
	Amplitude	Rep. Rate	Pulse Width	<sup>t</sup> TLH	tTHL				
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns				

### **Dual D-Type Flip-Flop**

#### **DESCRIPTION**

The 'F74 is a dual positive edge-triggered D-type flip-flop featuring individual Data, Clock, Set and Reset inputs, and complementary Q and  $\overline{Q}$  outputs.

Set  $(\overline{S}_D)$  and Reset  $(\overline{R}_D)$  are asynchronous active-LOW inputs and operate independently of the Clock input. Information on the Data (D) input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. The D inputs must be stable one setup time prior to the LOW-to-HIGH clock transition for predictable operation.

TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
74F74	125MHz	11.5mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F74N	
Plastic SO	N74F74D	
Ceramic DIP		S54F74F
Ceramic LLCC		S54F74G

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
D <sub>1</sub> , D <sub>2</sub>	Data Inputs	1.0/1.0	20μA/0.6mA
CP <sub>1</sub> , CP <sub>2</sub>	Clock Pulse Inputs (Active Rising Edge)	1.0/1.0	20μA/0.6mA
$\overline{R}_{D1}$ , $\overline{R}_{D2}$	Reset Inputs (Active LOW)	1.0/3.0	20μA/1.8mA
$\overline{S}_{D1}, \overline{S}_{D2}$	Set Inputs (Active LOW)	1.0/3.0	20μA/1.8mA
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Outputs	50/33	1.0mA/20mA


Note

One (1.0) FAST unit load (U.L.) is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



### **FLIP-FLOP**

#### LOGIC DIAGRAM



#### MODE SELECT—FUNCTION TABLE

ODERATING MODE		INP	OUT	DUTPUTS		
OPERATING MODE	$\bar{\mathbf{S}}_{D}$	$\tilde{R}_D$	CP	D	Q H	Q
Asynchronous Set	L	Н	Х	Х	Н	L
Asynchronous Reset (Clear)	Н	L	Х	×	L	Н
Undetermined <sup>(a)</sup>	L	L	X	X	Н	Н
Load "1" (Set)	Н	Н	1	h	Н	L
Load "0" (Reset)	H	Н	1	1	L	Н

H = HIGH voltage level steady state.

- h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.
- L = LOW voltage level steady state.
- I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.
- X = Don't care.
- 1 = LOW-to-HIGH clock transition.

#### NOTE

(a) Both outputs will be HIGH if both  $\overline{S}_D$  and  $\overline{R}_D$  go LOW simultaneously.

**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to +125	0 to 70	°C

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER			54/74F		LIMIT
	PARAMETER		Min	Nom	Max	UNIT
· ·	Supply voltage	Mil	4.5	5.0	5.5	V
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				- 18	mA
Іон	HIGH-level output current				<b>–</b> 1	mA
loL	LOW-level output current				20	mA
_	Operation from air termount	Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C



FLIP-FLOP FAST 54/74F74

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEST CONDIT	IONIC1			54/74F74		UNIT	
ļ	PARAMETER	I ESI CONDII	IONS.		Min Typ <sup>2</sup> M			UNII	
V	HIGH-level output voltage	$V_{CC} = MIN, V_{IL} = MAX,$		Mil	2.5	3.4		٧	
V <sub>OH</sub>	nigh-level output voltage	$V_{IH} = MIN, I_{OH} = MAX$		Com'l	2.7	3.4		٧	
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5	V	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{1K}$				- 0.73	- 1.2	٧	
l,	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub>	= 7.0V			5	100	μΑ	
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_i = 2.7V$	All	l inputs		1	20	μΑ	
	LOW level is not consent	V MAY V 05V	D, C	P inputs		- 0.4	- 0.6	mA	
IIL	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$ $\overline{R}_D, \overline{S}_D \text{ inputs}$			- 1.3	- 1.8	mA		
Ios	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_O = 0.0V$			- 60	- 85	- 150	mA ·	
I <sub>cc</sub>	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MA	Х			11.5	16	mA	

#### NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.
- 3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shortling of a HIGH output may rise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.
- 4. Measure  $I_{CC}$  with the Clock inputs grounded and all outputs open, with the Q and  $\overline{Q}$  outputs HIGH in turn.

# AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

				54/74F 54F			74F			
PARAMETER		TEST CONDITIONS	$V_{CC} = +5.0V$ Mil $C_L = 50pF$ $C_L = 50pF$ C			T <sub>A</sub> , V Co C <sub>L</sub> = R <sub>L</sub> =	m'l	UNIT		
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	100	125		80		100		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Clock to output	Waveform 1	3.8 4.4	5.3 6.2	6.8 8.0	3.5 3.7	8.5 10.5	3.8 4.4	7.8 9.2	ns
t <sub>PLH</sub>	Propagation delay Set or Reset to output	Waveform 2	3.2 3.5	4.6 7.0	6.1 9.0	3.2 3.5	8.0 11.5	3.2 3.5	7.1 10.5	ns

NOTE


Subtract 0.2ns from minimum values for SO package.

#### FLIP-FLOP

#### **AC SETUP REQUIREMENTS**


PARAMETER		TEST CONDITIONS	V	54/74F A = + 25° CC = + 5. CL = 50pl RL = 5009	°C 0V F	54F  T <sub>A</sub> , V <sub>CC</sub> = Mil  C <sub>L</sub> = 50pF  R <sub>L</sub> = 500Ω		74F  T <sub>A</sub> , V <sub>CC</sub> = Com'l  C <sub>L</sub> = 50pF  R <sub>L</sub> = 500Ω		UNIT
			Min	Тур	Max	Min	Max	Min	Max	1
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup time HIGH or LOW, Data to Clock	Waveform 1	2.0 3.0			3.0 4.0		2.0 3.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time HIGH or LOW, Data to clock	Waveform 1	1.0 1.0			2.0 2.0		1.0 1.0		ns
t <sub>W</sub> (H) t <sub>W</sub> (L)	Clock pulse width, HIGH or LOW	Waveform 1	4.0 5.0			4.0 6.0		4.0 5.0		ns
t <sub>W</sub> (L)	$\overline{R}_D$ or $\overline{S}_D$ pulse width, LOW	Waveform 2	4.0			4.0		4.0		ns
t <sub>rec</sub>	Recovery time, $\overline{R}_D$ or $\overline{S}_D$ to Clock	Waveform 3	2.0			3.0		2.0		ns

#### **AC WAVEFORMS**




### FLIP-FLOP

#### **TEST CIRCUITS AND WAVEFORMS**



#### DEFINITIONS

- $R_L$  = Load resistor to GND; see AC CHARACTERISTICS for value.  $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



		INPUT PULS	E REQUIREMEN	TS					
FAMILY	Amplitude	Rep. Rate	Pulse Width tTLH tTHL						
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns				

### FAST 54/74F85

### Preliminary

### High Impedance NPN base inputs for reduced loading (20µA in HIGH and LOW states)

- Magnitude comparison of any binary words
- Serial or parallel expansion without extra gating

#### DESCRIPTION

The 'F85 is a 4-bit magnitude comparator that can be expanded to almost any length. It compares two 4-bit binary, BCD, or other monotonic codes and presents the three possible magnitude results at the outputs. The 4-bit inputs are weighted  $(A_0 - A_3)$  and  $(B_0 - B_3)$ , where  $A_3$  and  $B_3$  are the most significant bits.

The operation of the 'F85 is described in the Function Table, showing all possible logic conditions. The upper part of the table describes the normal operation under all conditions that will occur in a single device or in a series expansion scheme. In the upper part of the table the three outputs are mutually exclusive. In the lower part of the table, the outputs reflect the feed-forward conditions that exist in the parallel expansion scheme.

### 4-Bit Magnitude Comparator

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F85		40mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F85N	
Plastic SO	N74F85D	
Ceramic DIP		
Ceramic LLCC		

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
A <sub>0</sub> -A <sub>3</sub>	Inputs	1.0/0.033	20μΑ/20μΑ
B <sub>0</sub> -B <sub>3</sub>	Inputs	1.0/0.033	20μΑ/20μΑ
$I_A < B, I_A = B$ $I_A > B$	Inputs	1.0/0.033	20μΑ/20μΑ
A>B, A=B A <b< td=""><td>Outputs</td><td>50/33</td><td>1.0mA/20mA</td></b<>	Outputs	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)




### **COMPARATOR**

#### **Preliminary**

The expansion inputs I\_{A>B}, I\_{A=B}, and I\_{A<B} are the least significant bit positions. When used for series expansion, the A > B. A = B and A < B outputs of the least significant word are connected to the corresponding  $I_{A>B},\ I_{A=B},\ and\ I_{A<B}$  inputs of the next higher stage. Stages can be added in this manner to any length, but a propagation delay penalty of about 15ns is added with each additional stage. For proper operation the expansion inputs of the least significant word should be tied as follows:  $I_{A>B} = LOW$ ,  $I_{A=B} = HIGH$ , and  $I_{A < B} = LOW.$ 

The parallel expansion scheme shown in Figure A demonstrates the most efficient general use of these comparators. In the parallel expansion scheme, the expansion inputs can be used as a fifth input bit position except on the least significant device which must be connected as in the serial scheme. The expansion inputs are used by labeling IA>B as an "A" input, IA<B as a "B" input and setting IA=B LOW. The 'F85 can be used as a 5-bit comparator only when the outputs are used to drive the (A<sub>0</sub>-A<sub>3</sub>) and (B<sub>0</sub>-B<sub>3</sub>) inputs of another 'F85 device. The parallel technique can be expanded to any number of bits as shown in Table 1.



#### **FUNCTION TABLE**

	COMPARING INPUTS			CASCADING INPUTS			OUTPUTS		
A <sub>3</sub> , B <sub>3</sub>	A <sub>2</sub> , B <sub>2</sub>	A <sub>1</sub> , B <sub>1</sub>	$A_0, B_0$	I <sub>A&gt;B</sub>	I <sub>A<b< sub=""></b<></sub>	I <sub>A = B</sub>	A>B	A <b< th=""><th>A = B</th></b<>	A = B
$A_3 > B_3$	Х	Х	Х	Х	Х	Х	Н	L	L
$A_3 < B_3$	x	X	Х	X	X	X	L	н	L
$A_3 = B_3$	$A_2 > B_2$	X	X	Х	×	X	Н	L	L
$A_3 = B_3$	$A_2 < B_2$	X	X	X	X	X	L	) н	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 > B_1$	X	X	X	X	н	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 < B_1$	X	X	X	X	L	Н	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 > B_0$	X	X	X	Н	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 < B_0$	X	X	X	L	н	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	н	L	L	Н	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	) н	) L	L	Н	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	L	Н	L	L	Н
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	Х	Х	Н	L	L	Н
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	Н	Н	L	L	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	L	L	Н	н	L


H = HIGH voltage level

L = LOW voltage level X = Don't care

# E

## COMPARATOR

#### Preliminary



#### TABLE 1.

WORD LENGTH	NUMBER OF PACKAGES	TYPICAL SPEEDS 54/74F
1-4 Bits	1	12ns
5-25 Bits	2-6	22ns
25-120 Bits	8-31	34ns

COMPARATOR FAST 54/74F85

#### **Preliminary**

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>out</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER				UNIT	
	PARAMETER		Min	Nom	Max	UNII
,,	Cumply walkage	Mil	4.5	5.0	5.5	٧
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				+ 0.8	٧
I <sub>IK</sub>	Input clamp current				- 18	mA
Гон	HIGH-level output current				-1	mA
IOL	LOW-level output current				20	mA
-		Mil	- 55		+ 125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperatuer range unless otherwise noted.)

	PARAMETER	TEST CONDITIONS <sup>1</sup>			54/74F85			
	PARAMETER	TEST CONDITIONS.	Min	Typ <sup>2</sup>	Max	UNIT		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	HICH level cutput veltage	$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN,$	Mil	2.5	3.4		٧	
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = MAX	Com'l	2.7	3.4		٧	
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OL</sub> = MAX			0.35	0.5	٧	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$			- 0.73	- 1.2	٧	
I,	Input clamp current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$			5	100	μΑ	
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7V			1	20	μΑ	
I <sub>IL</sub> LOW-level input current		$V_{CC} = MAX, V_1 = 0.5V$				- 20	μΑ	
I <sub>OS</sub> Short-circuit output current <sup>3</sup>		V <sub>CC</sub> = MAX		- 60	- 85	- 150	mA	
I <sub>CC</sub> Supply current <sup>4</sup> (total)		V <sub>CC</sub> = MAX			40	47	mA	

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

4.  $I_{CC}$  is measured with outputs open, A = B grounded, and all other inputs grounded.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

### Preliminary

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202"Testing and Specifying FAST Logic.")


				54/74F		54	4F	74	\$F	
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$		$T_{A}, V_{CC}$ $Mil$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		$T_A$ , $V_{CC}$ Com'I $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay A or B input to A < B, A> output	Waveform 1 3 logic levels						5 5	16 16	ns
t <sub>PLH</sub>	Propagation delay A or B input to A = B output	Waveform 2 4 logic levels						5 5	16 13	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay $I_{A < B}$ and $I_{A = B}$ input to A > B output	Waveform 1 1 logic level						2 2	9 8	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay I <sub>A = B</sub> input to A = B output	Waveform 2 2 logic levels						2 2	8 8	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay $I_{A>B}$ and $I_{A=B}$ input to $A < B$ output	Waveform 1 1 logic level						2 2	9 8	ns

NOTE

Subtract 0.2ns from minimum values for SO package.


# 5

### **AC WAVEFORMS**



### Preliminary

#### **TEST CIRCUITS AND WAVEFORMS**




#### **DEFINITIONS**

 $R_L = Load$  resistor; see AC CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



	. INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>†</sup> TLH	tTHL		
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns		

### **Quad Two-Input Exclusive-OR Gate**

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F86	4.3ns	16.5mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F86N	
Plastic SO	N74F86D	
Ceramic DIP		S54F86F
Ceramic LLCC		S54F86W

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

#### **FUNCTION TABLE**

Ξ	· · · · · · · · · · · · · · · · · · ·									
	INP	UTS	OUTPUT							
ſ	А	В	Y							
Γ	L	L	L							
l	L	Н	Н							
١	Н	L	н							
l	H	Н	L							
A		L H L	1							

H = HIGH voltage level L = LOW voltage level


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

	PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low		
	A, B	Inputs	1.0/1.0	20μA/0.6mA		
I	Y	Outputs	50/33	1.0mA/20mA		


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



### LOGIC SYMBOL (IEEE/IEC)



5

FAST 54/74F86 GATE

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT	
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	-0.5 to +7.0	V	
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	-0.5 to +7.0	V	
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to + 5	mA	
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	-0.5 to + V <sub>CC</sub>	V	
l <sub>out</sub>	Current applied to output in LOW output state	40	40	mA	
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C	

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER		54/74F					
	PARAMETER		Min	Nom	Max	UNIT		
	Supply voltage	Mil	4.5	5.0	5.5	V		
v <sub>cc</sub>		Com'l	4.75	5.0	5.25	V		
V <sub>IH</sub>	HIGH-level input voltage		2.0			V		
VIL	LOW-level input voltage				0.8	V		
I <sub>IK</sub>	Input clamp current				- 18	mA		
Гон	HIGH-level output current				-1	mA		
IOL	LOW-level output current				20	mA		
_		Mil	- 55		125	°C		
TA	Operating free-air temperature	Com'l	0		70	°C		

#### DC FLECTRICAL CHARACTERISTICS (Over recommended operating free-six temperature range unless otherwise noted.)

	DADAMETED	TEST						
PARAMETER		1531	Min	Typ <sup>2</sup>	Max	UNIT		
		V <sub>CC</sub> = MIN, V <sub>IL</sub> =	$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN,$ Mil			3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = MAX Com'I			2.7	3.4		٧
$V_{OL}$	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_i = I_{iK}$				- 0.73	- 1.2	٧
l <sub>i</sub>	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$				5	100	μΑ
I <sub>iH</sub>	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$				1	20	μΑ
1 <sub>IL</sub>	LOW-level input current	V <sub>cc</sub> =	$V_{CC} = MAX, V_1 = 0.5V$				- 0.6	mA
los	Short-circuit output current <sup>3</sup>		- 60	- 80	- 150	mA		
,	Supply current <sup>4</sup> (total)	V MAY	I <sub>CCH</sub> Outputs I	HIGH		15	23	mA
I <sub>CC</sub> Supply current⁴ (total)		V <sub>CC</sub> = MAX I <sub>CCL</sub> Outputs LOW				18	28	mA

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.

<sup>4.</sup> I<sub>CCH</sub>, V<sub>IN</sub> = GND; I<sub>CCL</sub>, V<sub>IN</sub> = 4.5V.

### GATE


# AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

PARAMETER		TEST CONDITIONS	$54/74F$ $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_1 = 500Ω$			54F  T <sub>A</sub> , V <sub>CC</sub> Mil  C <sub>L</sub> = 50pF  R <sub>I</sub> = 500Ω		74F  T <sub>A</sub> , V <sub>CC</sub> Com'l  C <sub>L</sub> = 50pF  R <sub>1</sub> = 500Ω		UNIT
			Min	Typ	Max	Min	Max	Min	Max	1
t <sub>PLH</sub>	Propagation delay	Other input LOW	3.0	4.0	5.5	3.0	7.0	3.0	6.5	ns
t <sub>PHL</sub>	A or B to output	Waveform 2	3.0	4.2	5.5	2.6	8.0	3.0	6.5	
t <sub>PLH</sub>	Propagation delay	Other input HIGH	3.5	5.3	7.0	3.5	8.5	3.5	8.0	ns
t <sub>PHL</sub>	A or B to output	Waveform 1	3.0	4.7	6.5	3.0	8.0	3.0	7.5	


NOTE

Subtract 0.2ns from minimum values for SO package.

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



# Dual J-K Positive Edge-Triggered Flip-Flop

#### DESCRIPTION

The 'F109 is a dual positive edge-triggered  $J\overline{K}$ -type flip-flop featuring individual  $J,\,\overline{K}$ , Clock, Set and Reset inputs; also complementary Q and  $\overline{Q}$  outputs.

Set  $(\overline{S}_D)$  and Reset  $(\overline{R}_D)$  are asynchronous active-LOW inputs and operate independently of the Clock input.

The J and  $\overline{K}$  are edge-triggered inputs which control the state changes of the flip-flops as described in the Mode Select-Truth Table. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition of the positive-going pulse.

The J and  $\overline{K}$  inputs must be stable just one setup time prior to the LOW-to-HIGH transition of the Clock for predictable operation. The J $\overline{K}$  design allows operation as a D flip-flop by tying the J and  $\overline{K}$  inputs together.

Although the Clock input is level sensitive, the positive transition of the Clock pulse between the 0.8V and 2.0V levels should be equal to or less than the Clock to output delay time for reliable operation.

	TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
į	74F109	125MHz	12.3mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F109N	
Plastic SO	N74F109D	
Ceramic DIP		S54F109F
Ceramic LLCC		S54F109G

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
$J_1, J_2, \overline{K}_1, \overline{K}_2$	Data Inputs	1.0/1.0	20μA/0.6mA
CP <sub>1</sub> , CP <sub>2</sub>	Clock Pulse Inputs (Active Rising Edge)	1.0/1.0	20μA/0.6mA
$\overline{R}_{D1}$ , $\overline{R}_{D2}$	Reset Inputs (Active LOW)	1.0/3.0	20μA/1.8mA
$\overline{S}_{D1}$ , $\overline{S}_{D2}$	Set Inputs (Active LOW)	1.0/3.0	20μA/1.8mA
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	50/33	1.0mA/20mA


Note:

One (1.0) FAST unit load (U.L.) is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION




#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



#### LOGIC DIAGRAM



#### **FUNCTION TABLE**

ORFRATING MORE		INPUTS					OUTPUTS		
OPERATING MODE	$\overline{\mathbf{S}}_{\mathbf{D}}$	Ā₀	СР	J	ĸ	α	ā		
Asynchronous Set	L	Н	Х	Х	Х	Н	L		
Asynchronous Reset (Clear)	Н	L	X	X	Х	L	Н		
Undetermined (Note)	L	L	Х	Х	Х	Н	Н		
Toggle	Н	Н	1	h.	I	q	q		
Load "0" (Reset)	Н	H	1	1		L	Н		
Load "1" (Set)	Н	н	1	h	h	н	L		
Hold "no change"	Н	н	t	1	h	q	q		

H = HIGH voltage level steady state.

L = LOW voltage level steady state.
h = HIGH voltage level one setup time prior to the LOW-to-HIGH Clock transition. 1 = LOW voltage level one setup time prior to the LOW-to-HIGH Clock transition.

X = Don't care.

q = Lower case letters indicate the state of the referenced output prior to the LOWto-HIGH Clock transition.

↑ = LOW-to-HIGH Clock transition.

NOTE

Both outputs will be HIGH if both  $\overline{S}_D$  and  $\overline{R}_D$  go LOW simultaneously.

#### ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free air temperature range.)

	Onless otherwise noted,	these mints are over the	operating nee all tempe	rature range
	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	- 0.5 to + 7.0	V
VIN	Input voltage	-0.5 to +7.0	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
l <sub>out</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to +125	0 to 70	°C

#### **RECOMMENDED OPERATING CONDITIONS**

	DADAMETED			54/74F		UNIT	
PARAMETER			Min	Min Nom Max			
.,	Complementaria	Mil	4.5	5.0	5.5	V	
$v_{cc}$	Supply voltage	Com'l	4.75	5.0	5.25	V	
V <sub>IH</sub>	HIGH-level input voltage		2.0			V	
VIL	LOW-level input voltage				0.8	V	
lik	Input clamp current				<b>– 18</b>	mA	
Іон	HIGH-level output current				-1	mA	
loL	LOW-level output current				20	mA	
		Mil	- 55		125	°C	
TA	Operating free-air temperature	Com'l	0		70	°C	

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEST CONDITIONS <sup>1</sup>			54/74F109			LINUT
	PARAMETER	IESI CONDI	TEST CONDITIONS			Typ <sup>2</sup> Max		UNIT
.,	HIGH-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, I_{OH} = MAX$ Mil		Mil	2.5	3.4		٧
V <sub>OH</sub>		$V_{IL} = MAX$		Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5	V
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{1K}$				- 0.73	- 1.2	٧
l <sub>i</sub>	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$				5	100	μΑ
,	HICH lovel input ourrent	V MAY V 0 4V	J, $\overline{K}$ , CP	inputs		1	20	μΑ
Iн	HIGH-level input current	-level input current $V_{CC} = MAX, V_I = 2.4V$ $\overline{S}_D, \overline{R}_D$ Inputs		nputs		1	20	μΑ
	LOW lovel innut average	V MAY V OFV	J, K, CP	inputs		- 0.4	- 0.6	mA
I <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_I = 0.5V$ $\overline{S}_D, \overline{R}_D Inputs$			- 1.3	- 1.8	mA	
los	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_O = 0.0V$			- 60	- 85	- 150	mA
Icc	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = M	AX			12.3	17	mA

#### NOTES

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

4. With the Clock input grounded and all outputs open, ICC is measured with the Q and Q outputs HIGH in turn.

# AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

PARAMETER		TEST CONDITIONS	V	54/74F A = +25° CC = +5.0 CL = 50pF RL = 5000	)V	T <sub>A</sub> , V M C <sub>L</sub> = 8	cc = il 50pF	T <sub>A</sub> , V Co C <sub>L</sub> == R <sub>L</sub> =	cc= m'l 50pF	UNIT
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	90	125		80		90		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Clock to output	Waveform 1	3.8 4.4	5.3 6.2	7.0 8.0	3.8 4.4	9.0 10.5	3.8 4.4	8.0 9.2	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Set or Reset to output	Waveform 2	3.2 3.5	5.2 7.0	7.0 9.0	2.8 3.5	9.0 11.5	3.2 3.5	8.0 10.5	ns

NOTE

Subtract 0.2ns from minimum values for SO package.


<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.


#### **AC SETUP REQUIREMENTS**

				54/74F		54	4F	74	4F		
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$		$V_{CC} = +5.0V$ Mil $C_L = 50pF$ $C_L = 50pF$		$V_{CC} = +5.0V$ Mil $C_L = 50pF$ $C_L = 50pF$		Co C <sub>L</sub> =	$C_{A}$ , $V_{CC}$ = Com'l $C_{L}$ = 50pF $C_{L}$ = 500 $\Omega$	
			Min	Тур	Max	Min	Max	Min	Max		
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup time HIGH or LOW, J or K to Clock	Waveform 1	3.0 3.0			3.0 3.0		3.0 3.0		ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW, J or K to clock	Waveform 1	1.0 1.0			1.0 1.0		1.0 1.0		ns	
t <sub>W</sub> (H) t <sub>W</sub> (L)	Clock pulse width, HIGH or LOW	Waveform 1	4.0 5.0			4.0 5.0		4.0 5.0		ns	
t <sub>W</sub> (L)	Set or Reset pulse width, LOW	Waveform 2	4.0			4.0		4.0		ns	
t <sub>rec</sub>	Recovery time, Set or Reset to Clock	Waveform 3	2.0			2.0		2.0		ns	

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



#### Preview

#### **DESCRIPTION**

The 'F112 is a dual J-K negative edgetriggered flip-flop featuring individual J, K, Clock, Set and Reset inputs. The Set (SD) and Reset  $(\overline{R}_D)$  inputs, when LOW, set or reset the outputs as shown in the Function Table regardless of the levels at the other inputs.

A HIGH level on the Clock (CP) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the CP is HIGH and the flip-flop will perform according to the Function Table as long as minimum setup and hold times are observed. Output state changes are initiated by the HIGH-to-LOW transition of CP.

# **Dual J-K Negative Edge-Triggered Flip-Flop**

TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
74F112		15mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C							
Plastic DIP	N74F112N								
Plastic SO	N74F112D								
Ceramic DIP									
Ceramic LLCC									

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub>	Data Inputs	1.0/1.0	20μA/0.6mA
CP₁, CP₂	Clock Pulse Inputs (Active Falling Edge)	1.0/4.0	20μA/2.4mA
$\overline{R}_{D1}$ , $\overline{R}_{D2}$	Reset Input (Active LOW)	1.0/5	20μA/3.0mA
$\overline{S}_{D1},  \overline{S}_{D2}$	Direct Set Input (Active LOW)	1.0/5	20μA/3.0mA
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



#### Preview

#### LOGIC DIAGRAM



#### **FUNCTION TABLE**

OPERATING MODE		INPUTS				OUTPUTS	
OFERATING MODE		$\tilde{R}_D$	СP	J	κ	Q	ā
Asynchronous Set	L	Н	Х	х	Х	Н	L
Asynchronous Reset (Clear)	Н	L	ΙXΙ	Х	х	L	н
Undetermined	L	L	X	Х	Х	Н	н
Toggle	Н	Н	1	h	h	q	q.
Load "0" (Reset)	н	Н	1	1	h	L	н
Load "1" (Set)	Н	Н	1	h	1	Н	L
Hold "no change"	H	Н	1	1	1	q	q

H = HIGH voltage level steady state.

h = HIGH voltage level one setup time prior to the HIGH-to-LOW Clock transition.

L = LOW voltage level steady state.

I = LOW voltage level one setup time prior to the HIGH-to-LOW Clock transition.

q = Lower case letters indicate the state of the referenced output one setup time prior to the HIGH-to-LOW Clock transition.

X = Don't care.

| = HIGH-to-LOW Clock transition.

NOTE

Both outputs will be HIGH while both  $\bar{S}_D$  and  $\bar{R}_D$  are LOW, but the output states are unpredictable if  $\bar{S}_D$  and  $\bar{R}_D$  go HIGH simultaneously.

# ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### **RECOMMENDED OPERATING CONDITIONS**

	DADAMETER		1	54/74F		UNIT
1	PARAMETER		Min	Nom	Max	UNII
V	Cumply voltage	Mil	4.5	5.0	5.5	٧
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				18	mA
I <sub>OH</sub>	HIGH-level output current				- 1.0	mA
I <sub>OL</sub>	LOW-level output current				20	mA
_	On and the first of the second of	Mil	- 55		125	°C
T <sub>A</sub>	Operating free-air temperature	Com'l	0		70	°C

#### FAST 54/74F112 FLIP-FLOP

#### Preview

# DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				1			54/74F112		
	PARAMETER	1	EST CONDITIO	N2.		Min	Typ <sup>2</sup>	Max	UNIT
.,	1110111	V <sub>CC</sub> = MIN, V	VIH = MIN, VIL =	= MAX,	Mil	2.5	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = MAX		Com'l	2.7	3.4		٧	
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>II</sub>	$_{H} = MIN, V_{IL} = N$	1AX, I <sub>OL</sub> :	= MAX		0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> = MIN, I <sub>I</sub> =	I <sub>IK</sub>			- 0.73	- 1.2	٧
				J, K	Inputs			100	μΑ
i <sub>l</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX	V₁ = 7.0V	R̄ <sub>D</sub> , S̄	D Inputs			100	μΑ
	mput voltago	iput voltage		CP Inputs		1		100	μΑ
		, J <del> </del>	J, K	Inputs			20	μΑ	
I <sub>IH</sub>	HIGH-level input current		$V_1 = 2.7V$	$\overline{R}_D$ , $\overline{S}_D$ Inputs				20	μΑ
				CP Inputs				20	μΑ
				J, K	Inputs			- 0.6	mA
i <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX$ $V_1 = 0.5V$		R <sub>D</sub> , S	D Inputs			- 3.0	mA
			CP Inputs		1.		- 2.4	mA	
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		- 60		- 150	mA		
Icc	Supply current <sup>4</sup> (total)		V <sub>CC</sub> = MAX				12	19	mA

#### NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
   Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

4. With the Clock input grounded and all outputs open, ICC is measured with the Q and Q outputs HIGH in turn.

#### AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

				54/74F		5-	4F	74F		
PARAMETER		TEST CONDITIONS	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				C <sub>L</sub> =	$T_A$ , $V_{CC} = Com'I$ $C_L = 50pF$ $R_L = 500\Omega$		
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock frequency	Waveform 1	100							MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Clock to output	Waveform 1	3.3 3.3		7.7 7.7					ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay S <sub>D</sub> or R <sub>D</sub> to output	Waveform 2	3.0 3.3		7.0 7.7					ns

NOTE


Subtract 0.2ns from minimum values for SO package.

# Preview

#### **AC SETUP REQUIREMENTS**


				54/74F		54	4F	74	4F	
PARAMETER		TEST CONDITIONS	$T_A = +25$ °C $V_{CC} = +5.0V$ $C_L = 50$ pF, $R_L = 500$ $\Omega$		$T_A$ , $V_{CC} = Mil$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC} = Com'I$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>W</sub> (H)	Clock pulse width (HIGH)	Waveform 1	5.0							ns
t <sub>W</sub> (L)	Clock pulse width (LOW)	Waveform 1	5.0							ns
t <sub>W</sub> (L)	Set or Reset pulse width (LOW)	Waveform 2	5.0							ns
t <sub>s</sub>	Setup time J or K to Clock	Waveform 1	3.0							ns
t <sub>h</sub>	Hold time J or K to Clock	Waveform 1	0.0							ns

#### **AC WAVEFORMS**



#### Preview

#### **TEST CIRCUITS AND WAVEFORMS**



#### Preview

#### **DESCRIPTION**

The 'F113 is a dual J-K negative edgetriggered flip-flop featuring individual J, K, Set and Clock inputs. The asynchronous Set  $(\bar{S}_D)$  input, when LOW, forces the outputs to the steady state levels as shown in the Function Table regardless of the levels at the other inputs.

A HIGH level on the Clock ( $\overline{CP}$ ) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the  $\overline{CP}$  is HIGH and the flip-flop will perform according to the Function Table as long as minimum setup and hold times are observed. Output state changes are initiated by the HIGH-to-LOW transition of  $\overline{CP}$ .

#### Dual J-K Negative Edge-Triggered Flip-Flop Without Reset

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F113		12mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F113N	
Plastic SO	N74F113D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub>	Data Inputs	1.0/1.0	20μA/0.6mA
CP₁, CP₂	Clock pulse inputs (active falling edge)	1.0/4.0	20μA/2.4mA
$\overline{S}_{D2}, \overline{S}_{D2}$	Direct set inputs (active low)	1.0/5	20μA/3.0mA
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



#### Preview

#### LOGIC DIAGRAM



#### **FUNCTION TABLE**

0050471110 14005		INP	UTS		OUTI	PUTS
OPERATING MODE	$\bar{\mathbf{S}}_{D}$	CP	J	K	Q	ā
Asynchronous Set	L	Х	Х	Х	Н	L
Toggle	Н	1 1	h	h	q	q
Load "0" (Reset)	Н	1	1	h	L	H
Load "1" (Set)	Н	l i	h	1	l H	L
Hold "no change"	H	1	1 .	1	q	q

H = HIGH voltage level steady state.

h = HIGH voltage level one setup time prior to the HIGH-to-LOW Clock transition.

L = LOW voltage level steady state.

I = LOW voltage level one setup time prior to the HIGH-to-LOW Clock transition.
 q = Lower case letters indicate the state of the referenced output one setup time

prior to the HIGH-to-LOW Clock transition.

X = Don't care.

= HIGH-to-LOW Clock transition.

Asynchronous Input:

LOW input to S<sub>D</sub> sets Q to HIGH level Set is independent of clock

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	54F 74F				
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V			
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	-0.5 to +7.0	V			
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA			
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V			
lout	Current applied to output in LOW output state	40	40	mA			
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C			

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER			UNIT		
	PANAMETER		Min	Nom	Max	UNII
.,	Summit units as	Mil	4.5	5.0	5.5	٧
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
VIL	LOW-level input voltage				+ 0.8	٧.
lik	Input clamp current				- 18	mA
Іон	HIGH-level output current				-1	mA
loL	LOW-level output current				20	. mA
+		Mil	- 55		+ 125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

FAST 54/74F113 FLIP-FLOP

#### Preview

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADA-11	_		1			54/74F113		
	PARAMETER	`	EST CONDITIO	N2.		Min	Typ <sup>2</sup>	Max	UNIT
.,		V <sub>CC</sub> = MIN, V	$I_{IH} = MIN, I_{OH} = M$	1AX,	Mil	2.5	3.4		V
V <sub>OH</sub>	HIGH-level output voltage		IL = MAX		Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5	٧	
VIK	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$				- 0.73	- 1.2	٧
				J, I	Inputs			100	μΑ
l <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX	$V_i = 7.0V$	S	Inputs			100	μΑ
				CF	Inputs			100	μΑ
		V <sub>CC</sub> = MAX		J, K Inputs				20	μΑ
I <sub>IH</sub>	HIGH-level input current		$V_1 = 2.7V$	S <sub>D</sub> Inputs				20	μΑ
		·		CF	Inputs			20	μΑ
				J, I	Inputs			0.6	mA
I <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX$	V <sub>I</sub> = 0.5V	S <sub>D</sub> Inputs				- 3.0	mA
				CP Inputs				- 2.4	mA
los	Short-circuit output current <sup>3</sup>		V <sub>CC</sub> = MAX			- 60		- 150	mA
Icc	Supply current <sup>4</sup> (total)		V <sub>CC</sub> = MAX			1	12	19	-mA

#### NOTES

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

PARAMETER		TEST CONDITIONS			54F T <sub>A</sub> , V <sub>CC</sub> Mil C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		74F T <sub>A</sub> , V <sub>CC</sub> Com'l C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		UNIT	
-	Maximum Clock Frequency	Waveform 1	Min 100	Тур	Max	Min	Max	Min	Max	MHz
TMAX	Maximum Clock Frequency	vvaverorm	100							IVITIZ
t <sub>PLH</sub>	Propagation Delay	Waveform 1	3.3		7.7	1				
t <sub>PHL</sub>	Clock to Output	vvaverorm	3.3		7.7					ns
t <sub>PLH</sub>	Propagation Delay	144 / 0	3.0		7.0					
t <sub>PHL</sub>	Set to Output	Waveform 2	3.3		7.7	l				ns

NOTE

Subtract 0.2ns from minimum values for SO package.

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


An imprise values all at v<sub>CC</sub>= ox, I<sub>A</sub> = co.
 Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.
 With the Clock input grounded and all outputs open, I<sub>CC</sub> is measured with the Q and Q outputs HIGH in turn.

#### Preview

#### **AC SETUP REQUIREMENTS**

	PARAMETER	PARAMETER TEST CONDITIONS		$54/74F$ $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$\begin{array}{c} 54F \\ T_A, V_{CC} \\ Mil \\ C_L = 50pF \\ R_L = 500\Omega \end{array}$		$74F$ $T_A, V_{CC}$ $Com'l$ $C_L = 50pF$ $R_L = 500\Omega$	
		Min	Тур	Max	Min	Max	Min	Max	}	
t <sub>W</sub> (H)	Clock pulse width (HIGH)	Waveform 1	5.0							ns
t <sub>W</sub> (L)	Clock pulse width (LOW)	Waveform 1	5.0							ns
t <sub>W</sub> (L)	Set pulse width (LOW)	Waveform 2	5.0							ns
t <sub>s</sub>	Setup time J or K to clock	Waveform 1	3.0							ns
t <sub>h</sub>	Hold time J or K to clock	Waveform 1	0.0							ns

#### **AC WAVEFORMS**



5

# Preview

#### **TEST CIRCUITS AND WAVEFORMS**


# TEST CIRCUIT FOR TOTEM-POLE OUTPUTS VCC PULSE GENERATOR VIN D.U.T. VOUT

#### **DEFINITIONS**

R<sub>L</sub> = Load resistor to GND; see AC CHARACTERISTICS for value.

 $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $\ensuremath{R_T} = \ensuremath{T\text{ermination}}$  resistance should be equal to  $Z_{OUT}$  of pulse generators.



	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>t</sup> TLH	tTHL				
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns				

# FAST 54/74F114

#### Preview

#### DESCRIPTION

The 'F114 is a Dual JK Negative Edge-Triggered Flip-Flop featuring individual J, K, and Set inputs and common Clock and Reset inputs. The Set  $(\overline{S}_D)$  and Reset  $(\overline{R}_D)$  inputs, when LOW, set or reset the outputs as shown in the Truth Table regardless of the levels at the other inputs.

A HIGH level on the Clock ( $\overline{CP}$ ) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the  $\overline{CP}$  is HIGH and the flip-flop will perform according to the Truth Table as long as minimum setup and hold times are observed. Output state changes are initiated by the HIGH-to-LOW transition of  $\overline{CP}$ .

#### Dual J-K Negative Edge-Triggered Flip-Flop (With Common Clock and Reset)

ТҮРЕ	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
74F114		12mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES $V_{CC} = 5V \pm 5\%$ ; $T_A = 0^{\circ}C$ to $+70^{\circ}C$	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F114N	
Plastic SO	N74F114D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub>	Data Inputs	1.0/1.0	20μA/0.6mA
CP	Clock Pulse Input (Active Falling Edge)	1.0/4.0	20μA/2.4mA
R̄ <sub>D</sub>	Direct Clear Input (Active LOW)	1.0/5.0	20μA/3.0mA
$\overline{S}_{D1}, \overline{S}_{D2}$	Direct Set Inputs (Active LOW)	1.0/5.0	20μA/3.0mA
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)




5

FAST 54/74F114 FLIP-FLOP

#### Preview

#### LOGIC DIAGRAM



#### **FUNCTION TABLE**

OPERATING MODE		IN	IPU.	OUTPUTS			
OPERATING MODE	Ŝ₀	Ř₀	СP	J	К	Q	ā
Asynchronous Set	L	Н	Х	Х	Х	Η	L
Asynchronous Reset (Clear)	н	L	X	Х	X	L	н
Undetermined	L	L	Х	Х	Х	н	Н
Toggle	Н	Н	1	h	h	q	q
Load "0" (Reset)	Н	н	1	1	h	L	Н
Load "1" (Set)	Н	н	1	h	1	н	L
Hold "no change"	Н	Н	1			q	q

H = HIGH voltage level steady state.

h = HIGH voltage level one setup time prior to the HIGH-to-LOW Clock transition.

L = LOW voltage level steady state.

I = LOW voltage level one setup time prior to the HIGH-to-LOW Clock transition. q = Lower case letters indicate the state of the referenced output one setup time

prior to the HIGH-to-LOW Clock transition. X = Don't care.

Asynchronous Inputs:

LOW input to  $\overline{S}_D$  sets Q to HIGH level LOW input to  $\overline{C}_D$  sets Q to LOW level Clear and Set are independent of clock

Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$  makes both Q and  $\overline{Q}$  HIGH

#### ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
lout	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER		54/74F			UNIT
	FANAMETER		Min	Nom	Max	UNII
\/	Supply valtage	Mil	4.5	5.0	5.5	V
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				+ 0.8	٧
lik	Input clamp current				- 18	mA
Гон	HIGH-level output current				-1	mA
IOL	LOW-level output current				20	mA
_	Operation from air termounture	Mil	- 55		+ 125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

Preview

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		_	FOT COMPLETE	NO1				UNUT	
	PARAMETER		EST CONDITIO	ons.		Min	Typ <sup>2</sup>	Max	UNIT
	1110111111	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, I <sub>OH</sub> = MAX, Mil			2.5	3.4		V	
V <sub>OH</sub>	HIGH-level output voltage		/ <sub>IL</sub> = MAX		Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> = MIN, V	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{1K}$					- 0.73	- 1.2	V
	Input current at maximum input voltage			J, K I	nputs			100	μΑ
I <sub>1</sub>		V <sub>CC</sub> = MAX	V <sub>j</sub> = 7.0V	$\overline{R}_D$ , $\overline{S}_D$ Inputs				100	μΑ
				CP Inputs				100	μΑ
	HIGH-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.7V	J, K Inputs				20	μΑ
I <sub>IH</sub>				$\overline{R}_D$ , $\overline{S}_D$ Inputs				20	μΑ
				CP Inputs				20	μΑ
				J, K I	nputs			- 0.6	mA
I <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.5V	$\overline{R}_D$ , $\overline{S}_D$ Inputs				- 3.0	mA
			CP Ir	nputs			- 2.4	mA	
Ios	Short-circuit output current <sup>3</sup>		V <sub>CC</sub> = MAX	•		- 60		- 150	mA
Icc	Supply current <sup>4</sup> (total)	$V_{CC} = MAX$				12	19	mA	

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

3. Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

4. With the Clock input grounded and all outputs open, I<sub>CC</sub> is measured with the Q and Q outputs HIGH in turn.

#### AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

PARAMETER	TEST CONDITIONS			$54F$ $T_A, V_{CC}$ $Mil$ $C_L = 50pF$ $R_L = 500\Omega$		$74F$ $T_A, V_{CC}$ $Com'I$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub> Maximum clock frequency	Waveform 1	100							MHz
t <sub>PLH</sub> Propagation delay t <sub>PHL</sub> Clock to Output	Waveform 1	3.3 3.3		7.7 7.7					ns
t <sub>PLH</sub> Propagation delay t <sub>PHL</sub> S <sub>D</sub> or R <sub>D</sub> to Output	Waveform 2	3.0 3.3		7.0 7.7					ns

NOTE

Subtract 0.2ns from minimum values for SO package.


FAST 54/74F114

# Preview

#### **AC SETUP REQUIREMENTS**

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> V <sub>C</sub>	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		V <sub>CC</sub> Nil 50pF			UNIT	
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>W</sub> (H)	Clock pulse width (HIGH)	Waveform 1	5.0							ns
t <sub>W</sub> (L)	Clock pulse width (LOW)	Waveform 1	5.0							ns
t <sub>W</sub> (L)	Set or Reset pulse width (LOW)	Waveform 2	5.0							ns
t <sub>s</sub>	Setup time J or K to Clock	Waveform 1	3.0							ns
t <sub>h</sub>	Hold time J or K to Clock	Waveform 1	0.0							ns

#### **AC WAVEFORMS**



#### Preview


#### **TEST CIRCUITS AND WAVEFORMS**

# TEST CIRCUIT FOR TOTEM-POLE OUTPUTS VCC PULSE GENERATOR VIN D.U.T. VOUT CL RL

#### DEFINITIONS

 $R_L$  = Load resistor to GND; see AC CHARACTERISTICS for value.  $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T = Termination$  resistance should be equal to  $Z_{OUT}$  of pulse generators.



	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	ide Rep. Rate Pulse Width		t <sub>TLH</sub>	†THL				
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns				

#### **Quad 2-Input NAND Schmitt Trigger**

#### DESCRIPTION

The 'F132 contains four 2-input NAND gates which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have greater noise margin than conventional NAND gates.

Each circuit contains a 2-input Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem-pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positivegoing and negative-going input threshold (typically 800mV) is determined by resistor ratios and is essentially insensitive to temperature and supply voltage variations. As long as three inputs remain at a more positive voltage than V<sub>T+MAX</sub>, the gate will respond in the transitions of the other input as shown in Waveform 1.

TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)			
74F132	6.3ns	13mA			

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to +70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F132N	
Plastic SO	N74F132D	
Ceramic DIP		
Ceramic LLCC		

#### NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

#### **FUNCTION TABLE**

INP	UTS	OUTPUT
Α	В	Y
L	L	Н
L	Н	н
Н	L	Н Н
Н	н	L

H = HIGH voltage level L = LOW voltage level


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low	
A, B	Inputs	1.0/1.0	20μA/0.6mA	
Υ	Outputs	50/33	1.0mA/20mA	


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



# SCHMITT TRIGGER

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to + 5	-30 to +5	mA
V <sub>out</sub>	Voltage applied to output in HIGH output state	-0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
lout	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER			UNIT			
			Min	Nom	Max	UNII
	Supply voltage	Mil	4.5	5.0	5.5	V
v <sub>CC</sub>	V <sub>CC</sub> Supply voltage	Com'l	4.75	5.0	5.25	V
I <sub>IK</sub>	Input clamp current				<b>– 18</b>	mA
l <sub>он</sub>	HIGH-level output current				<b>– 1</b>	mA
I <sub>OL</sub>	LOW-level output current				20	mA
	Operating free-air temperature	Mil	- 55		125	°C
TA		Com'l	0		70	°C

# DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	040445750			-1		54/74F132		
	PARAMETER	TEST CONDITIONS <sup>1</sup>			Min	Typ <sup>2</sup>	Max	UNIT
V <sub>T+</sub>	Positive-going threshold		$V_{CC} = 5.0V$		1.5	1.7	2.0	V
V <sub>T</sub> _	Negative-going threshold		$V_{CC} = 5.0V$		0.5	0.9	1.1	V
$\Delta V_T$	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )		$V_{CC} = 5.0V$		0.4	0.8		V
1/				Mil	2.5	3.4		V
V <sub>OH</sub>	HIGH-level output voltage	$V_{CC} = MIN, V_T,$	I <sub>OH</sub> = MAX	Com'l	2.7	3.4		V
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{T + MAX}, I_{OL} = MAX$				0.35	0.5	V
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				- 0.73	- 1.2	V
I <sub>T+</sub>	Input current at positive-going threshold	$V_{CC} = 5.0V, V_1 = V_{T+}$			0.0		μА	
I <sub>T</sub> _	Input current at negative- going threshold	$V_{CC} = 5.0V$ , $V_I = V_{T}$			- 350		μА	
1,	Input current at maximum input voltage	V <sub>CC</sub> =	= MAX, V <sub>1</sub> = 7.0	v		5	100	μΑ
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$			. 1	20	μА	
IIL	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$			- 0.4	- 0.6	mA	
los	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_O = 0.0V$		- 60	- 120	- 150	mA	
,	C	V 144V	I <sub>CCH</sub> Outp	outs HIGH		8.5	12	mA
Icc	Supply current⁴ (total)	$V_{CC} = MAX$	I <sub>CCL</sub> Outputs LOW			13.0	19.5	mA

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

4. I<sub>CCH</sub>, V<sub>IN</sub> = GND; I<sub>CCL</sub>,V<sub>IN</sub> = 4.5V.

5

<sup>3.</sup> Not more than one output should be shorted at a time. For testing log, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, log tests should be performed last.

#### FAST 54/74F132

# **SCHMITT TRIGGER**


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

		54/74F			$\begin{array}{c} 54F \\ T_{A}, V_{CC} \\ Mil \\ C_{L} = 50pF \\ R_{L} = 500\Omega \end{array}$		74F  T <sub>A</sub> , V <sub>CC</sub> Com'l  C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		UNIT
PARAMETER	TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$							
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> Propagation delay	Waveform 1	4.0 5.5	5.5 7.0	7.0 8.5	3 5.5	13 13.5	3.5 5	8.5 8.5	ns


NOTE

Subtract 0.2ns from minimum values for SO package.

#### **AC WAVEFORM**



#### **TEST CIRCUITS AND WAVEFORMS**



1-Of-8 Decoder/Demultiplexer

# 5

#### **DECODER/DEMULTIPLEXER**

#### Demultiplexing capability

- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- High speed replacement for Intel 3205

#### **DESCRIPTION**

The 'F138 decoder accepts three binary weighted inputs  $(A_0,\,A_1,\,A_2)$  and when enabled, provides eight mutually exclusive, active LOW outputs  $(\overline{O}_0\text{-}\overline{O}_7)$ . The device features three Enable inputs; two active LOW  $(\overline{E}_1,\,\overline{E}_2)$  and one active HIGH  $(E_3)$ . Every output will be HIGH unless  $\overline{E}_1$  and  $\overline{E}_2$  are LOW and  $E_3$  is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four 'F138's and one inverter.

The device can be used as an eight output demultiplexer by using one of the active LOW Enable inputs as the Data input and the remaining Enable inputs as strobes. Enable inputs not used must be permanently tied to their appropriate active HIGH or active LOW state.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F138	5.8ns	13mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES  V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F138N	
Plastic SO	N74F138D	
Ceramic DIP		S54F138F
Ceramic LLCC		S54F138G

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
A <sub>0</sub> -A <sub>2</sub>	Address Inputs	1.0/1.0	20μA/0.6mA
$\overline{E}_1$ - $\overline{E}_2$	Enable Inputs (Active LOW)	1.0/1.0	20μA/0.6mA
E <sub>3</sub>	Enable Input (Active HIGH)	1.0/1.0	20μA/0.6mA
$\overline{O}_0$ - $\overline{O}_7$	Outputs (Active LOW)	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION




#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



#### LOGIC DIAGRAM



#### **FUNCTION TABLE**

	INPUTS						0	UTF	PUT	S			
Ē,	$\bar{E}_2$	E <sub>3</sub>	. <b>A</b> <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	Õ	1	2	3	4	5	ē	7
Н	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
X	н	Х	X	X	Х	Н	H.	Н	н	Н	Н	н	Н
X	X	L	X	X	Х	H	н	Н	н	Н	Н	н	Н
L	L	Н	L	L	L	L	н	Н	н	Н	Н	н	Н
L	L	н	н	L	L	Н	L	Н	н	Н	Н	н	Н
L	L	Н	L	н	L	Н	н	L	Н	Н	Н	Н	Н
L	L	Н	Н	н	L	Н	H	Н	L	Н	Н	н	Н
L	L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	H	H
L	L	Н	L	Н	Н	Н	Н	Н	н	Н	Н	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

NOTES

H = HIGH voltage level L = LOW voltage level

X = Don't care

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	. V
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	DADAMETED			54/74F		UNIT
	PARAMETER		Min	Nom	Max	
.,	Supply voltage	Mil	4.5	5.0	5.5	V
$v_{cc}$		Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage	,	2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				<u> </u>	· mA
I <sub>OH</sub>	HIGH-level output current				<b>–</b> 1	· mA
I <sub>OL</sub>	LOW-level output current				20	mA
<b>T</b>		Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)


	DADAMETED	TEC	TEST CONDITIONS <sup>1</sup>			54/74F138			
	PARAMETER	TEST CONDITIONS			Min	Typ <sup>2</sup>	Max	UNIT	
V	HIGH-level output voltage	V <sub>CC</sub> = MIN, \	Mil	2.5	3.4		٧		
V <sub>OH</sub>	Than-level output voltage	$V_{IH} = MIN, I_C$	Com'l	2.7	3.4		٧		
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5	٧	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				- 0.73	- 1.2	٧	
l <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> =	$= MAX, V_1 = 7.0$	ΟV		5	100	μΑ	
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> =	MAX, V <sub>1</sub> = 2.	7V		1	20	μΑ	
I <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$			- 0.4	- 0.6	mA		
los	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_O = 0.0V$		- 60	- 90	- 150	mA		
I <sub>cc</sub>	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX	I <sub>CCH</sub> Ou	tputs HIGH		13	20	mA	

#### NOTES


- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

  3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.
- 4. To measure  $I_{CC}$ , outputs must be open,  $V_{IN}$  on all inputs = 4.5V.

#### **APPLICATION**



#### **AC WAVEFORMS**




# AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

			54/74F			54F		74F			
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A$ , $V_{CC}$ Mil $C_L = 50 pF$ $R_L = 500 \Omega$		$T_A$ , $V_{CC}$ Com'I $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
ł			Min	Тур	Max	Min	Max	Min	Max		
t <sub>PLH</sub>	Propagation delay Address to output	Waveforms 1 and 2	3.5 4.0	5.6 6.1	7.0 8.0	2.9 3.5	12.0 9.5	3.5 4.0	8.0 9.0	ns	
t <sub>PLH</sub>	Propagation delay E <sub>1</sub> or E <sub>2</sub> to output	Waveform 2	3.5 3.0	5.4 5.3	7.0 7.0	3.0 3.0	11.0 8.0	3.5 3.0	8.0 7.5	ns	
t <sub>PLH</sub>	Propagation delay E <sub>3</sub> to output	Waveform 1	4.0 3.5	6.2 5.6	8.0 7.5	4.0 3.5	12.5 8.5	4.0 3.5	9.0 8.5	ns	

NOTE

Subtract 0.2ns from minimum values for SO package.

#### **TEST CIRCUITS AND WAVEFORMS**



# Dual 1-of-4 Decoder/Demultiplexer

- Demultiplexing capability
- Two independent 1-of-4 decoders
- Multifunction capability

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F139	5.3ns	13mA

#### DESCRIPTION

The 'F139 is a high-speed, dual 1-of-4 decoder/demultiplexer. This device has two independent decoders, each accepting two binary weighted inputs (A<sub>0</sub>, A<sub>1</sub>) and providing four mutually exclusive active LOW outputs  $(\overline{0}-\overline{3})$ . Each decoder has an active LOW Enable ( $\overline{E}$ ). When  $\overline{E}$  is HIGH, every output is forced HIGH. The Enable can be used as the Data input for a 1-of-4 demultiplexer application.

#### **ORDERING CODE**

ONDERING CODE							
PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C					
Plastic DIP	N74F139N						
Plastic SO	N74F139D						
Ceramic DIP							
Ceramic LLCC							

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low	
All	Inputs	1.0/1.0	20μA/0.6mA	
$\overline{0}_a - \overline{3}_a$ , $\overline{0}_b - \overline{3}_b$	Outputs	50/33	1.0mA/20mA	

NOTE


One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.

# 5


#### PIN CONFIGURATION



#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



# FAST 54/74F139

# **DECODER/DEMULTIPLEXER**

#### LOGIC DIAGRAM



#### **FUNCTION TABLE**

	INPUTS			OUTPUTS				
Ē	A <sub>0</sub>	A <sub>1</sub>	ō	ī	2	3		
Н	Х	X	Н	Н	Н	Н		
L	L	L	L	Н	н	Н		
L	н	L	н	L	Н	Н		
L	L	н	н	н	L	Н		
L	н	Н	Н	H	Н	L		

H = HIGH voltage level L = LOW voltage level X = Don't Care

#### ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
ν <sub>cc</sub>	Supply voltage	- 0.5 to +7.0	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to +7.0	- 0.5 to +7.0	V
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to +5	mA
V <sub>out</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
l <sub>out</sub>	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to +125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F		UNIT
	PARAMETER		Min	Nom	Max	UNIT
	Supply voltage	Mil	4.5	5.0	5.5	V
V <sub>CC</sub>		Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				-18	- mA
loh	HIGH-level output current				-1	mA
loL	LOW-level output current				20	, mA
т	Operating free-air temperature	Mil	<b>–</b> 55		125	• °C
TA		Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		1	5				
	PARAMETER	TEST CONDITIONS <sup>1</sup>	Min	Typ <sup>2</sup>	Max	UNIT	
V	HIGH-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OH</sub> = MAX,	Mil	2.5	3.4		V
V <sub>OH</sub>		V <sub>IH</sub> = MIN	Com'l	2.7	3.4		V
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{C}$		0.35	0.5	V	
VIK	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$		- 0.73	- 1.2	V	
I <sub>I</sub>	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$			5	100	μA
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$			1	20	μА
I <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$			- 0.4	- 0.6	mA
los	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_O = 0.0V$	- 60	- 90	- 150	mA	
Icc	Supply current (total) <sup>4</sup>	V <sub>CC</sub> = MAX			13	20	mA

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

4. To measure ICC, outputs should be enabled and open.


# AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

PARAMETER		TEST CONDITIONS				$\begin{array}{c} 54F \\ T_A,V_{CC} \\ Mil \\ C_L = 50pF \\ R_L = 500\Omega \end{array}$		$74F$ $T_A, V_{CC}$ $Com'I$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	Min	Max		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay $A_0$ or $A_1$ to $\overline{O}_n$	Waveforms 1 and 2	3.5 4.0	5.3 6.1	7.0 8.0	2.5 3.5	9.5 9.5	3.0 4.0	8.0 9.0	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay E <sub>n</sub> to O <sub>n</sub>	Waveform 2	3.5 3.0	5.4 4.7	7.0 6.5	3.0 2.5	9.0 8.0	3.5 3.0	8.0 7.5	ns	

NOTE

Subtract 0.2ns from minimum values for SO package.


#### **AC WAVEFORMS**



5

#### **TEST CIRCUITS AND WAVEFORMS**


#### TEST CIRCUIT FOR TOTEM-POLE OUTPUTS



#### **DEFINITIONS**

 $R_L = Load$  resistor to GND; see AC CHARACTERISTICS for value.  $C_L = Load$  capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R<sub>T</sub> = Termination resistance should be equal to Z<sub>OUT</sub> of pulse generators.



		INPUT PULS	E REQUIREMEN	ITS	
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>t</sup> TLH	t <sub>THL</sub>
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns

# 5

#### **ENCODER**

#### Preview

- Code conversions
- Multi-channel D/A converter
- Decimal-to-BCD converter
- Cascading for priority encoding of "N"bits
- Input Enable capability
- Priority encoding automatic selection of highest priority input line
- Output Enable—active LOW when all inputs HIGH
- Group Signal output active when any input is LOW

#### **DESCRIPTION**

The 'F148 8-input priority encoder accepts data from eight active-LOW inputs and provides a binary representation on the three active-LOW outputs. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line  $\overline{1}_7$  having the highest priority.

A HIGH on the Enable Input ( $\overline{Ei}$ ) will force all outputs to the inactive (HIGH) state and

# **8-Input Priority Encoder**

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F148		

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F148N	
Plastic SO	N74F148D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
$\overline{I}_0-\overline{I}_7$	Priority Inputs (Active LOW)	1.0/1.0	20μA/0.6mA
EI	Enable Input (Active LOW)	1.0/1.0	20μA/0.6mA
ĒŌ	Enable Output (Active LOW)	50/33	1.0mA/20mA
GS	Group Select Output (Active LOW)	50/33	1.0mA/20mA
$\overline{A}_0-\overline{A}_2$	Address Outputs (Active LOW)	50/33	1.0mA/20mA

NOT


One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.

allow new data to settle without producing erroneous information at the outputs.


A Group Signal (GS) output and an Enable Output (EO) are provided with the three data outputs. The GS is active-LOW when any input is LOW; this indicates when any

input is active. The  $\overline{EO}$  is active-LOW when all inputs are HIGH. Using the Enable Output along with the Enable Input allows priority encoding of N input signals. Both  $\overline{EO}$  and  $\overline{GS}$  are active-HIGH when the Enable Input is HIGH.


#### PIN CONFIGURATION



#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



# **ENCODER**

# Preview

#### LOGIC DIAGRAM



#### **FUNCTION TABLE**

	INPUTS						OUTPUTS						
ĒĪ	Īo	آ۱	Ī2	Ī <sub>3</sub>	Ī <sub>4</sub>	Ĭ <sub>5</sub>	Ī <sub>6</sub>	Ī <sub>7</sub>	GS	$\bar{\mathbf{A}}_0$	$\tilde{\mathbf{A}}_1$	$\widetilde{A}_2$	ĒΟ
Н	Х	Х	Х	Х	Х	Х	Х	Х	Ι	H	Н	Н	Н
L	н	н	н	н	Н	н	н	Н	н	Н	н	н	L
L	X	Х	Х	Х	Χ	Х	Х	L	L	L	L	L	н
L	X	Х	X	X	Х	Х	L	Н	L	Н	L	L	н
L	X	Х	X	Х	Х	L	Н	Н	L	L.L	Н	L	H .
L	Х	Х	Х	Х	L	н	H	H	L	Н	Н	L	н
L	X	X	X	L	Н	н	н	Н	L	L	L	Н	H
L	Х	X	L	Н	Н	н	H	H	Ļ	H.	L	Н	H
L	Х	L	Н	Н	Н	H	H.	Н	L	L	Н	н	н
L	L	н	H	Н	Н	Н	н	Н	L	Н	Н	Н	н

H = HIGH voltage level

L = LOW voltage level

X = Don't care

# ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	UNIT	
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	. V
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
lout	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER			54/74F		UNIT
	FARAMETER		Min	Nom	Max	ONIT
\ \ \	Cumhuusitasa	Mil	4.5	5.0	5.5	V
V <sub>CC</sub>	Supply voltage	Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				- 18	mA
Іон	HIGH-level output current				- 1	mA
I <sub>OL</sub>	LOW-level output current		1.0		20	mA
_	Operating free air temperature	Mil	- 55		125	°C
T <sub>A</sub>	Operating free-air temperature	Com'l	0		70	°C

#### Preview

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEST CONDITIONS <sup>1</sup>			UNIT		
	PARAMETER	TEST CONDITIONS	Min	Typ <sup>2</sup>	Max	UNII	
V	HIGH-level output voltage	$V_{CC} = MIN, V_{IL} = MAX, I_{OH} = MAX,$	Mil	2.5	3.4		٧
V <sub>OH</sub>	nigh-level output voltage	V <sub>IH</sub> = MIN	Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{O}$		0.35	0.5	٧	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$			- 0.73	- 1.2	٧
1,	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$			5	100	μA
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$			1	20	μА
I <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$			- 0.4	~ 0.6	mA
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		- 60	- 80	- 150	mA
Icc	Supply current (total)	V <sub>CC</sub> = MAX				35	mA

#### NOTES

2. All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25 °C.

# AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

			54/74F		54	4F	7-	4F	
PARAMETER	TEST CONDITIONS	V	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A$ , $V_{CC}$ Mil $C_L = 50 pF$ $R_L = 500 \Omega$		$T_A$ , $V_{CC}$ Com'I $C_L = 50pF$ $R_L = 500\Omega$	
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> Propagation delay t <sub>PHL</sub> Ī <sub>n</sub> input to Ā <sub>n</sub> outputs	Waveform 2	3.5 4.0	7.0 8.0	9.0 10.5			3.5 4.0	10.0 12.0	ns
t <sub>PLH</sub> Propagation delay t <sub>PHL</sub> I <sub>n</sub> input to EO output	Waveform 1	2.5 2.5	5.0 5.5	6.5 7.5			2.5 2.5	7.5 8.5	ns
t <sub>PLH</sub> Propagation delay t <sub>PHL</sub> Ī <sub>n</sub> input to GS output	Waveform 2	3.0 3.0	7.0 7.0	10.5 10.5			3.0 2.0	10.0 9.0	ns
t <sub>PLH</sub> Propagation delay t <sub>PHL</sub> El input to A <sub>n</sub> outputs	Waveform 2	3.5 3.0	6.5 6.0	8.5 8.0			3.5 3.0	9.5 9.0	ns
t <sub>PLH</sub> Propagation delay t <sub>PHL</sub> El input to GS output	Waveform 2	3.0 4.5	5.5 8.0	7.0 10.5			3.0 4.5	8.0 12.0	ns
t <sub>PLH</sub> Propagation delay t <sub>PHL</sub> El input to EO output	Waveform 2	2.5 3.0	5.0 6.0	7.0 7.5			2.5 3.0	8.0 8.5	ns

NOTE

Subtract 0.2ns from minimum values for SO package.




<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.


ENCODER FAST 54/74F148

# Preview

#### **APPLICATION**




#### AC WAVEFORMS



#### Preview

#### **TEST CIRCUITS AND WAVEFORMS**



### **MULTIPLEXER**

### FAST 54/74F151

8-Input Multiplexer

### Preliminary

- Multifunction capability
- Complementary outputs
- See 'F251 for 3-state version

TYPE	TYPICAL PROPAGATION DELAY (Enable to Y)	TYPICAL SUPPLY CURRENT (Total)
74F151		

### DESCRIPTION

The 'F151 is a logical implementation of a single-pole, 8-position switch with the switch position controlled by the state of three Select inputs,  $S_0$ ,  $S_1$ ,  $S_2$ . True (Y) and Complement ( $\overline{Y}$ ) outputs are both provided. The Enable input ( $\overline{E}$ ) is active LOW. When  $\overline{E}$  is HIGH, the  $\overline{Y}$  output is HIGH and the Y output is LOW, regardless of all other inputs. The logic function provided at the output is:

$$\begin{split} \mathbf{Y} &= \overline{\mathbf{E}} \cdot (\mathbf{I}_0 \cdot \overline{\mathbf{S}}_0 \cdot \overline{\mathbf{S}}_1 \cdot \overline{\mathbf{S}}_2 + \mathbf{I}_1 \cdot \mathbf{S}_0 \cdot \overline{\mathbf{S}}_1 \cdot \overline{\mathbf{S}}_2 \\ &+ \mathbf{I}_2 \cdot \overline{\mathbf{S}}_0 \cdot \mathbf{S}_1 \cdot \overline{\mathbf{S}}_2 + \mathbf{I}_3 \cdot \mathbf{S}_0 \cdot \mathbf{S}_1 \cdot \overline{\mathbf{S}}_2 \\ &+ \mathbf{I}_4 \cdot \overline{\mathbf{S}}_0 \cdot \overline{\mathbf{S}}_1 \cdot \mathbf{S}_2 + \mathbf{I}_5 \cdot \mathbf{S}_0 \cdot \overline{\mathbf{S}}_1 \cdot \mathbf{S}_2 \\ &+ \mathbf{I}_6 \cdot \overline{\mathbf{S}}_0 \cdot \mathbf{S}_1 \cdot \mathbf{S}_2 + \mathbf{I}_7 \cdot \mathbf{S}_0 \cdot \mathbf{S}_1 \cdot \mathbf{S}_2). \end{split}$$

In one package the 'F151 provides the ability to select from eight sources of data or control information. The device can provide any logic function of four variables and its negation with correct manipulation.

### ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F151N	
Plastic SO	N74F151D	-
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
l <sub>0</sub> -l <sub>7</sub>	Data Inputs	1.0/1.0	20μA/0.6mA
S <sub>0</sub> -S <sub>2</sub>	Select Inputs	1.0/1.0	20μA/0.6mA
Ē	Enable Input (Active Low)	1.0/1.0	20μA/0.6mA
Υ, ₹	Data Output, Data Output Inverted	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


### PIN CONFIGURATION



### LOGIC SYMBOL




### LOGIC SYMBOL (IEEE/IEC)



### MULTIPLEXER FAST 54/74F151

### Preliminary

### LOGIC DIAGRAM



### **FUNCTION TABLE**

	INPUTS									ОПТ	PUTS		
Ē	S <sub>2</sub>	S <sub>1</sub>	So	l <sub>o</sub>	l <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	l <sub>4</sub>	l <sub>5</sub>	16	l <sub>7</sub>	Y	Υ
Н	Х	Х	Х	Х	Х	Х	Х	Х	X	Х	Х	Н	L
L	L	L	L	L	X	Х	Х	Х	Х	X	Х	н	L
L	L	L	L	Н	Х	Х	Х	X	Х	X	Х	L	н
L	L	L	Н	Х	L	Х	Х	Х	Х	X	X	Н	L
L	L	L	·H	Х	Н	Х	Х	X	X	X	Х	L	н
L	L	н	L	X	Х	L	X -	X	X	X	Х	H	L
L	L	н	L	Х	X	н	X	X	X	X	Х	L.	н
L	L	н	Н	Х	X	X	L	X	X	X	Х	н	L
L	L	н	Н	Х	Х	X	н	Х	Х	X	Х	L	н
L	H	L	L	Х	Х	Х	Х	L	X	X	X	H	L
L	н	L	L	Х	X	X	X	Н	X	X	X	L	н
L	Н	L	Н	X	Х	Х	X	Х	L	X	X	H	L
L	H	L	Н	Х	X	Х	, X	X	Н	X	X	L	н
[ L	Н	Н	L	Х	Х	X	X	X	X	L	X	Н	L
L	н	н	L	Х	X	X	X	Х	X	H	X	L	н
L	Н	н	Н	Х	X	Х	X	X	X	) X	L	Н	L
L	Н	Н	H	Х	Х	X	Х	X	X	Х	Н	L	Н

H = HIGH voltage level

L = LOW voltage level

X = Don't care

MULTIPLEXER FAST 54/74F151

### Preliminary

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>out</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
l <sub>out</sub>	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F			
1				Min Nom Max			
.,	Supply voltage	Mil	4.5	5.0	5.5	٧	
V <sub>cc</sub>		Com'l	4.75	5.0	5.25	٧	
V <sub>IH</sub>	HIGH-level input voltage	1	2.0			٧	
V <sub>IL</sub>	LOW-level input voltage				0.8	V	
1 <sub>IK</sub>	Input clamp current				- 18	mA	
Іон	HIGH-level output current				<b>–</b> 1	mA	
l <sub>OL</sub>	LOW-level output current				20	mA	
-		Mil	- 55		125	°C	
TA	Operating free-air temperature	Com'l	0		70	°C	

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETER	TEST CONDITIONS			54/74F		
PARAMETER		TEST CONDITIONS	TEST CONDITIONS <sup>1</sup>			Max	UNIT
	HIGH lovel output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OH</sub> = MAX,	Mil	2.5	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	V <sub>IH</sub> = MIN	Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$			0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{1K}$			- 0.73	- 1.2	٧
l <sub>1</sub>	Input current at maximum input voltage	$V_{CC} = MAX, V_I = 7.0V$			5	100	μΑ
l <sub>iH</sub>	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$			1	20	μΑ
I <sub>IL</sub> LOW-level input current V <sub>CC</sub> = MAX		$V_{CC} = MAX, V_I = 0.5V$			- 0.4	- 0.6	mA
I <sub>OS</sub> Short-circuit output current <sup>3</sup> V <sub>CC</sub> = MAX			- 60	- 80	- 150	mA	
I <sub>CC</sub>	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX				21	mA

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

4. Measure I<sub>CC</sub> with all inputs at 4.5V and outputs open.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

# 5

### **MULTIPLEXER**

### Preliminary


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

				54/74F		54	4F	7-	4F	
	PARAMETER	TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ $Mii$ $C_L \stackrel{.}{=} 50 pF$ $R_L = 500 \Omega$		$T_A$ , $V_{CC}$ Com'I $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
			Min Typ Max Min		Max	Min	Max			
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Select to Y output	Waveform 2	4.5 3.2		8.0 6.1					
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Select to $\overline{Y}$ output	Waveform 1	4.5 5.0		13 9.0					
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Enable to Y output	Waveform 1	3.4 4.5		6.1 8.5	:				
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Enable to Y output	Waveform 2	5.0 3.8		9.5 7.0					
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to Y output	Waveform 2	3.0 2.0		5.7 4.0					
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to Y output	Waveform 1	4.0 3.7		9.5 6.5					


NOTE

Subtract 0.2ns from minimum values for SO package.

### **AC WAVEFORMS**



### **TEST CIRCUITS AND WAVEFORMS**




#### **DEFINITIONS**

 $R_L$  = Load resistor to GND; see AC CHARACTERISTICS for value.  $C_L$  = Load capacitance includes jig and probe capacitance; see AC

CHARACTERISTICS for value.

R<sub>T</sub> = Termination resistance should be equal to Z<sub>OUT</sub> of pulse generators.



		INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>t</sup> TLH	tTHL				
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns				

### FAST 54/74F153

### **MULTIPLEXER**

### Preview

- · Non-inverting outputs
- Separate Enable for each section
- Common Select inputs
- See 'F253 for 3-State version

#### DESCRIPTION

The 'F153 is a dual 4-input multiplexer that can select 2 bits of data from up to four sources under control of the common Select inputs  $(S_0, S_1)$ . The two 4-input multiplexer circuits have individual active LOW Enables  $(\overline{E}_a, \overline{E}_b)$  which can be used to strobe the outputs independently. Outputs  $(Y_a, Y_b)$  are forced LOW when the corresponding Enables  $(\overline{E}_a, \overline{E}_b)$  are HIGH.

The device is the logical implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select inputs. The logic equations for the outputs are shown below.

$$\begin{split} Y_a &= \overline{E}_a \bullet (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 \\ &+ I_{2a} \bullet S_1 \bullet \overline{S}_0 + I_{3a} \bullet S_1 \bullet S_0) \\ Y_b &= \overline{E}_b \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 \\ &+ I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet S_1 \bullet S_0 \end{split}$$

The '153 can be used to move data to a common output bus from a group of registers. The state of the Select inputs would determine the particular register from which the data came. An alternative application is as a function generator. The device can generate two functions or three variables. This is useful for implementing highly irregular random logic.

### **Dual 4-Line to 1-Line Multiplexer**

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F153		

### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES $V_{CC} = 5V \pm 5\%$ ; $T_A = 0$ °C to $+ 70$ °C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F153N	
Plastic SO	N74F153D	
Ceramic DIP		S54F153F
Ceramic LLCC		S54F153G

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
I <sub>0a</sub> -I <sub>3a</sub>	Side A data inputs	1.0/1.0	20μA/0.6mA
I <sub>0b</sub> -I <sub>3b</sub>	Side B data inputs	1.0/1.0	20μA/0.6mA
S <sub>0</sub> , S <sub>1</sub>	Common select inputs	1.0/1.0	20μA/0.6mA
Ēa	Side A enable input (active low)	1.0/1.0	20μA/0.6mA
Ē <sub>b</sub>	Side B enable input (active low)	1.0/1.0	20μA/0.6mA
Ya	Side A output	50/33	1.0mA/20mA
Y <sub>b</sub>	Side B output	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



### LOGIC SYMBOL




### LOGIC SYMBOL (IEEE/IEC)



### MULTIPLEXER FAST 54/74F153

### Preview

### LOGIC DIAGRAM



### **FUNCTION TABLE**

SELECTS	SELECTS INPUTS		INPL	JTS (a	or b)		OUTPUT
S <sub>0</sub>	S <sub>1</sub>	Ē	l <sub>o</sub>	l <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	Y
Х	Х	Н	Х	Х	Х	Х	L
L	L	L	L	Х	Х	Х	L
L	L	L	Н	Х	Х	Х	і н і
н	L	L	X	L	Х	X	L
н	L	L	X	н	Х	Х	( н (
L	н	L	Х	Х	L	Х	1 6 1
L	н	L	X	Х	Н	Х	н
н	н	L	X	Х	Х	L	L
н	н	L	Х	Х	Х	н	+

H = HIGH voltage level L = LOW voltage level

### ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
l <sub>out</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER					
	PANAMETER		Min	Nom	Max	UNIT
1/	Supply voltage	Mil	4.5	5.0	5.5	V
V <sub>CC</sub>		Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				- 18	mA
I <sub>OH</sub>	HIGH-level output current				-1	mA
I <sub>OL</sub>	LOW-level output current				20	mA
_	Operating free six temperature	Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	ô

X = Don't care

MULTIPLEXER FAST 54/74F153

### Preview

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETER	TEST CONDITIONS <sup>1</sup>			4/74F15	3	
	PARAMETER	TEST CONDITIONS		Min	Typ <sup>2</sup>	Max	UNIT
V	HIGH-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OH</sub> = MAX,	Mil	2.5	3.4		٧
V <sub>OH</sub>	nigh-level output voltage	V <sub>IH</sub> = MIN	Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{O}$	L = MAX		0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$			- 0.73	- 1.2	٧
I <sub>t</sub>	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$			5	100	μΑ
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$			1	20	μΑ
I <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_I = 0.5V$			- 0.4	- 0.6	mA
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		- 60	- 80	- 150	mA
Icc	Supply current (total)	$V_{CC} = MAX, V_{IN} = GND$				20	mA

#### NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.
- 3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.


### AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

PARAMETER				54/74F			54F		4F	
		TEST CONDITIONS	V	A = +25° CC = +5.0 CL = 50pl RL = 5009	DV =	C <sub>L</sub> =	V <sub>CC</sub> fii 50pF 500Ω	C <sub>L</sub> =	V <sub>CC</sub> om'l 50pF 500Ω	UNIT
			Min	Тур	Max	Min	Max	Min	Max	]
t <sub>PLH</sub>	Propagation delay Select to output	Waveform 2	5.5 4.0	8.1 7.0	10.5 9.0	5.0 3.5	14 11	5.5 4.0	12 10.5	ns
t <sub>PLH</sub>	Propagation delay Enable to output	Waveform 1	5.0 4.0	7.1 5.7	9.0 7.0	4.5 3.5	11.5 9.0	5.0 4.0	10.5 8.0	ns
t <sub>PLH</sub>	Propagation delay Data to output	Waveform 2	4.0 3.0	5.3 5.1	7.0 6.5	3.5 2.5	9.0 8.0	4.0 3.0	8.0 7.5	ns

NOTE

Subtract 0.2ns from minimum values for SO package.


### **AC WAVEFORMS**



### **MULTIPLEXER**

### Preview

### **TEST CIRCUITS AND WAVEFORMS**




#### DEFINITIONS

R<sub>L</sub> = Load resistor to GND; see AC CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitánce; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



		INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>t</sup> TLH	<sup>t</sup> THL					
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns					

### FAST 54/74F157, 54/74F158

### DATA SELECTORS/MULTIPLEXERS

## '157 Quad 2-Input Data Selector/Multiplexer (Non-Inverted) '158 Quad 2-Input Data Selector/Multiplexer (Inverted)

### DESCRIPTION

The 'F157 is a high-speed quad 2-input multiplexer which selects 4 bits of data from two sources under the control of a common Select input (S). The Enable input (Ē) is active LOW. When Ē is HIGH, all of the outputs (Y) are forced LOW regardless of all other input conditions.

Moving data from two groups of registers to four common output busses is a common use of the 'F157. The state of the Select input determines the particular register from which the data comes. It can also be used as a function generator. The device is useful for implementing highly irregular logic by generating any four of the 16 different functions of two variables with one variable common.

The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. Logic equations for the outputs are shown below:

$$\begin{split} Y_a &= \overline{E} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S}) \\ Y_b &= \overline{E} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S}) \\ Y_c &= \overline{E} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S}) \\ Y_d &= \overline{E} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S}) \end{split}$$

The 'F158 is similar but has inverting outputs:

$$\begin{split} \overline{Y}_a &= \overline{E} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S}) \\ \overline{Y}_b &= \overline{E} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S}) \\ \overline{Y}_c &= \overline{E} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S}) \\ \overline{Y}_d &= \overline{E} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S}) \end{split}$$

# TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (Total) 74F157 4.6ns. 15mA 74F158 3.7ns 10mA

### ORDERING CODE

PACKAGES	COMMERCIAL RANGES  V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to +70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F157N • N74F158N	
Plastic SO	N74F157D • N74F158D	
Ceramic DIP		S54F157F
Ceramic LLCC		S54F157G

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
All	Inputs	1.0/1.0	20μA/0.6mA
$Y_a - Y_d, \overline{Y}_a - \overline{Y}_d$	Outputs	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


### PIN CONFIGURATION



### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)




### DATA SELECTORS/MULTIPLEXERS

### **LOGIC DIAGRAM, '157**



### **LOGIC DIAGRAM, '158**



### **FUNCTION TABLE, '157**

ENABLE	SELECT INPUT		TA UTS	OUTPUT
Ĕ	S	I <sub>0</sub>	1,	Y
Н	Х	Х	Х	L
L	н	Х	L	L
L	Н	Х	Н	н
L	L	L	Х	L
l L	L	lн	Х	l H

H = HIGH voltage level

### **FUNCTION TABLE, '158**

ENABLE	SELECT INPUT	DATA INPUTS		ОИТРИТ			
Ē	S	I <sub>0</sub>	1,	Ÿ			
Н	Х	Х	Х	Н			
L	L	L	Х	н			
Ł	L	Н	Х	L			
L	н	Х	L	Н			
L	н	Х	Н	L			

H = HIGH voltage level

L = LOW voltage level

X = Don't care

### ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
lout	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

L = LOW voltage level

X = Don't care

### DATA SELECTORS/MULTIPLEXERS

### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F				
	PARAMETER		Min	Nom	Max	UNIT		
.,	Complementaria	Mil	4.5	5.0	5.5	V		
V <sub>CC</sub>	Supply voltage	Com'l	4.75	5.0	5.25	V		
V <sub>IH</sub>	HIGH-level input voltage		2.0			V		
V <sub>IL</sub>	LOW-level input voltage				0.8	V		
I <sub>IK</sub>	Input clamp current		·		- 18	mA		
Іон	HIGH-level output current				<b>–</b> 1	mA		
loL	LOW-level output current				20	mA		
_	T <sub>A</sub> Operating free-air temperature	Mil	- 55		125	°C		
'A		Com'l	0		70	°C		

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER	TEST CONDITIONS <sup>1</sup>		5-	58	UNIT	
	PARAMETER	lesi conditions	TEST CONDITIONS			Max	וואט
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	HICH level output voltege	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX,	Mil	2.5	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = MAX	Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{C}$	oL = MAX		0.35	0.5	, V
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$		- 0.73	- 1.2	V	
l <sub>i</sub>	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$		5	100	μΑ	
Чн	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$			1	20	μА
HL	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$			- 0.4	- 0.6	mA
los	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_O = 0.0V$	60	- 80	- 150	mA	
Γ.	Supply current <sup>4</sup> (total)	V 144V	'F157		15.0	23.0	mA
lcc		V <sub>CC</sub> = MAX 'F15			10.0	15.0	. mA

#### NOTES

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

<sup>4.</sup> ICC is measured with 4.5V applied to all inputs and all outputs open.


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

				54/74F		5	4F	74F		
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A$ , $V_{CC} = Mil$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC} =$ $Com'1$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to output	Waveform2, 'F157	3.8 2.5	5.5 4.6	7.0 5.5	3.5 2.5	10.0 7.5	3.8 2.5	8.0 7.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Enable to output	Waveform 1, 'F157	5.0 3.8	7.6 5.3	10.0 7.0	5.0 3.8	15.0 8.5	5.0 3.8	11.5 8.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Select to output	Waveform 2, 'F157	4.5 3.5	10.1 6.3	13.0 8.0	3.5 3.5	17.0 11.5	4.5 3.5	15.0 9.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to output	Waveform 3, 'F158	3.0 2.0	4.4 3.3	5.9 4.5	2.5 2.0	8.5 6.0	3.0 2.0	7.0 5.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Enable to output	Waveform 4, 'F158	4.5 3.5	6.2 6.4	8.0 8.5	4.5 3.5	9.5 9.5	4.5 3.5	9.0 9.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Select to output	Waveform 3, 'F158	4.0 4.0	6.4 6.9	8.5 9.0	4.0 4.0	10.5 10.5	4.0 4.0	9.5 10.5	ns

NOTE


Subtract 0.2ns from minimum values for SO package.


### **AC WAVEFORMS**



### **DATA SELECTORS/MULTIPLEXERS**

### **TEST CIRCUITS AND WAVEFORMS**






#### **DEFINITIONS**

generators.

R<sub>L</sub> = Load resistor to GND; see AC CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC
CHARACTERISTICS for value.
R<sub>T</sub> = Termination resistance should be equal to Z<sub>OUT</sub> of pulse



	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>†</sup> TLH	†THL				
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns				

### FAST 54/74F160A, 54/74F161A, 54/74F162A, 54/74F163A

### Preview

### Synchronous counting and loading

- Two Count Enable inputs for n-bit cascading
- Positive edge-triggered clock
- Asynchronous reset ('F160A, 'F161A)
- Synchronous reset ('F162A, 'F163A)
- High-speed synchronous expansion
- Typical count rate of 125MHz

### DESCRIPTION

Synchronous presettable decade ('F160A, 'F162A) and 4-bit ('F161A, 'F163A) counters feature an internal carry look-ahead and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock. The Clock input is buffered.

The outputs of the counters may be preset to HIGH or LOW level. A LOW level at the Parallel Enable ( $\overline{PE}$ ) input disables the counting action and causes the data at the  $D_0$ - $D_3$  inputs to be loaded into the counter on the positive-going edge of the clock (providing that the setup and hold requirements for  $\overline{PE}$  are met). Preset takes place regardless of the levels at Count Enable (CEP, CET) inputs.

A LOW level at the Master Reset ( $\overline{MR}$ ) input sets all four outputs of the flip-flops ( $Q_0$ – $Q_3$ ) in 'F160A and 'F161A to LOW levels, regardless of the levels at CP,  $\overline{PE}$ , CET and CEP inputs (thus providing an asynchronous clear function).

### 'F160A, 'F162A BCD Decade Counter 'F161A, 'F163A 4-Bit Binary Counter

	· · · · · · · · · · · · · · · · · · ·	<u> </u>
TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
74F160A		
74F161A		
74F162A		
74F163A		

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C									
Plastic DIP	N74F160AN • N74F161AN N74F162AN • N74F163AN										
Plastic SO	N74F160AD • N74F161AD N74F162AD • N74F163AD										
Ceramic DIP											
Ceramic LLCC											

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
CEP	Count Enable Parallel Input	1.0/1.0	20μA/0.6mA
CET	Count Enable Trickle Input	1.0/2.0	20μA/1.2mA
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20μA/0.6mA
MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	20μA/0.6mA
SR	Synchronous Reset Input (Active LOW)	1.0/2.0	20μA/1.2mA
D <sub>0</sub> -D <sub>3</sub>	Parallel Data Inputs	1.0/1.0	20μA/0.6mA
PE	Parallel Enable Input (Active LOW)	1.0/2.0	20μA/1.2mA
Q <sub>0</sub> -Q <sub>3</sub>	Flip-Flop Outputs	50/33	1.0mA/20mA
TC	Terminal Count Output	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu\text{A}$  in the HIGH state and 0.6mA in the LOW state.

### PIN CONFIGURATION



#### LOGIC SYMBOL



### FAST 54/74F160A, 54/74F161A, 54/74F162A, 54/74F163A

### **COUNTERS**

### Preview

For the 'F163A, the clear function is synchronous. A LOW level at the Master Reset ( $\overline{\text{MR}}$ ) input sets all four outputs of the flip-flops ( $Q_0$ – $Q_3$ ) to LOW levels after the next positive-going transition on the Clock (CP) input (providing that the setup and hold requirements for  $\overline{\text{MR}}$  are met). This action occurs regardless of the levels at  $\overline{\text{PE}}$ , CET, and CEP inputs. This synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate (see Figure A).

The carry look-ahead simplifies serial cascading of the counters. Both Count Enable inputs (CEP and CET) must be HIGH to count. The CET input is fed forward to enable the TC output. The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to the HIGH level output of Q<sub>0</sub>. This pulse can be used to enable the next cascaded stage (see Figure B).


For conventional operation of 'F160A, 'F161A and 'F163A, the following transitions should be avoided:

- HIGH-to-LOW transition on the CEP or CET input if clock is LOW.
- LOW-to-HIGH transactions on the Parallel Enable input when CP is LOW, if the count enables and MR are HIGH at or before the transition.


For 'F163A there is an additional transition to be avoided:

 LOW-to-HIGH transition on the MR input when clock is LOW, if the Enable and PE inputs are HIGH at or before the transition.

### LOGIC SYMBOL (IEEE/IEC)




### STATE DIAGRAMS




### Preview

### LOGIC DIAGRAM, 'F160A, 'F162A



### LOGIC DIAGRAM, 'F161A, 'F163A



### FAST 54/74F160A, 54/74F161A, 54/74F162A, 54/74F163A

### Preview

### MODE SELECT—FUNCTION TABLE, 'F160A, 'F161A

OPERATING MODE	INPUTS						OUTPUTS		
OPERATING MODE	MR	CP	CEP	CET	PE	D <sub>n</sub>	Qn	TC	
Reset (Clear)	L	Х	Х	Х	. X	Х	L	L	
Parallel Load	H	† †	X	X X	l I	l h	L	(a)	
Count	Н	1	h	h	h <sup>(c)</sup>	Х	count	(a)	
Hold (do nothing)	H	X	l <sub>(p)</sub>	X I(p)	h <sup>(c)</sup>	X	q <sub>n</sub> q <sub>n</sub>	(a) L	

### MODE SELECT-FUNCTION TABLE, 'F162A, 'F163A

OPERATING MODE	INPUTS						OUTPUTS		
OPERATING MODE	MR	СР	CEP	CET	PE	D <sub>n</sub>	Qn	TC	
Reset (Clear)	1	1.	Х	Х	Х	Х	L	L	
Parallel Load	h <sup>(f)</sup> h <sup>(f)</sup>	1	X	X	1	l h	L	L (d)	
Count	h <sup>(f)</sup>	. 1	h	h	h <sup>(f)</sup>	Х	count	(d)	
Hold (do nothing)	h <sup>(f)</sup> h <sup>(f)</sup>	X	l(e)	X I(e)	h <sup>(f)</sup> h <sup>(f)</sup>	X	q <sub>n</sub> q <sub>n</sub>	(d) L	

H = HIGH voltage level steady state.

- L = LOW voltage level steady state.
- h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.
- I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.
- X = Don't care.
- q = Lower case letters indicate the state of the referenced output prior to the LOW-to-HIGH clock transition.
- 1 = LOW-to-HIGH clock transition.

#### NOTES

- (a) The TC output is HIGH when CET is HIGH and the counter is at Terminal Count (HHHH for 'F161A and HLLH for 'F160A).
- (b) The HIGH-to-LOW transition of CEP or CET on the 'F160A and 'F161A should only occur while CP is HIGH for conventional operation.
- (c) The LOW-to-HIGH transition of PE on the 'F160A and 'F161A should only occur while CP is HiGH for conventional operation.
- (d) The TC output is HIGH when CET is HIGH and the counter is at Terminal Count (HLLH for 'F162A and HHHH for 'F163A).
- (e) The HIGH-to-LOW transition of CEP or CET on the 'F163A should only occur while CP is HIGH for conventional operation.
- (f) The LOW-to-HIGH transition of PE or MR on the 'F163A should only occur while CP is HIGH for conventional operation.

### ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	. 74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	- 0.5 to + 7.0	· V
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

### FAST 54/74F160A, 54/74F161A, 54/74F162A, 54/74F163A

### **Preview**

### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F		UNIT
	PARAMETER		Min	Nom	Max	UNII
.,	Complementaria	Mil	4.5	5.0	5.5	٧
V <sub>CC</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				- 18	mA
Юн	HIGH-level output current				<b>– 1</b>	mA
l <sub>OL</sub>	LOW-level output current				20	mA
<b>T</b>	On eventing free circles are a section.	Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	7.5	ST CONDITI	ougl	54/74F160A,	'F161A, 'F1	32A, 'F163A	UNIT
	PARAMETER	15	SI CONDIII	ONS	Min	Typ <sup>2</sup>	Max	UNII
V	HIGH-level output voltage	V <sub>CC</sub> = MIN, V	IH = MIN,	Mil	2.5	3.4		٧
V <sub>OH</sub>	nigh-level output voltage	$V_{IL} = MAX, I_{C}$	DH = MAX	Com'l	2.7	3.4		٧
V	LOW-level output voltage	V <sub>CC</sub> = MIN, V	IL = MAX,	mil			0.5	٧
V <sub>OL</sub>	LOVV-level output voltage	$V_{IH} = MIN, I_C$	$V_{IH} = MIN, I_{OL} = MAX$			0.35	0.5	V
$V_{IK}$	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$				- 0.73	- 1.2	V
,	, Input current at maximum	$V_{CC} = MAX$ , $V_1 = 7.0V$		CET, SR, PE			0.1	mA
f <sub>l</sub>	input voltage			Other inputs			0.1	mA
	III CI I la cal fa a cat a coma a t	V 144V	., 0.7),	CET, SR, PE			20	μΑ
ин	HIGH-level input current	$V_{CC} = MAX,$	V <sub>1</sub> = 2.7 V	Other inputs			20	μΑ
	1 OW level in the second	V		CET, SR, PE			- 1.2	mA
I <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX,$	V <sub>1</sub> = 0.5V	Other inputs			- 0.6	mA
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX			- 60		<b>– 150</b>	mA
	C	V 144V	I <sub>CCH</sub> A	ll outputs HIGH			50	mA
Icc	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX	I <sub>CCL</sub> A				50	mA

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

4. ICCH is measured with PE input HIGH, again with PE input LOW, all other inputs HIGH and outputs open. ICCL is measured with Clock input HIGH, again with Clock input LOW, all other inputs LOW and outputs open.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing los, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, log tests should be performed last.

### FAST 54/74F160A, 54/74F161A, 54/74F162A, 54/74F163A

### Preview

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

				54/74F		5	4F	74F		
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A$ , $V_{CC}$ Mil $C_L = 50 pF$ $R_L = 500 \Omega$		$T_A$ , $V_{CC}$ Com'l $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	100							MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Q <sub>n</sub>	Waveform 1, PE = HIGH	3.5 4.5	5.5 7.5	7.5 10			3.5 4.5	8.5 11	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Q <sub>n</sub>	Waveform 1, PE = LOW	4.0 4.0	6.0 6.0	8.5 8.5			4.0 4.0	9.5 9.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to TC	Waveform 1	5.0 5.0		14 14			5.0 5.0	15 15	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CET to TC	Waveform 2	2.5 2.5	4.5 4.5	7.5 7.5			2.5 2.5	8.5 8.5	ns
t <sub>PHL</sub>	Propagation delay MR to Q <sub>n</sub> ('F160A, 'F161A)	Waveform 3	5.5	9.0	12			5.5	13	ns

NOTE

Subtract 0.2ns from minimum values for SO package.


### **AC SETUP REQUIREMENTS**

				54/74F		5	\$F	74	IF	
PARAMETER		TEST CONDITIONS	$T_A = +25$ °C $V_{CC} = +5.0V$ $C_L = 50$ pF $R_L = 500$ $\Omega$			$T_A$ , $V_{CC}$ MII $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Com'I $C_L = 50pF$ $R_L = 500\Omega$		UNIT
	·		Min	Тур	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW $\mathrm{D}_{\mathrm{n}}$ to CP	Waveform 5	5.0 5.0					5.0 5.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW D <sub>n</sub> to CP	Waveform 5	2.0 2.0					2.0 2.0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW PE or SR to CP	Waveform 5 or 6	11 5.0					11.5 6.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW PE or SR to CP	Waveform 5 or 6	2.0 0					2.0 0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW CET or CET to CP	Waveform 4	11 5.0					11.5 6.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW CEP or CET ro CP	Waveform 4	2.0 0					2.0 0		ns
t <sub>W</sub> (H) t <sub>W</sub> (L)	Clock pulse width (load), HIGH or LOW	Waveform 1	5.0 5.0					5.0 5.0		ns
t <sub>W</sub> (H) t <sub>W</sub> (L)	Clock pulse width (count), HIGH or LOW	Waveform 1	4.0 6.0					4.0 7.0		ns
t <sub>W</sub> (L)	MR pulse width LOW ('F160A, 'F161A)	Waveform 3	5.0					5.0		ns
t <sub>rec</sub>	Recovery time, MR to CP ('F160A, 'F161A)	Waveform 3	6.0					5.0		ns

### Preview

### **AC WAVEFORMS**


**COUNTERS** 




### FAST 54/74F160A, 54/74F161A, 54/74F162A, 54/74F163A

### Preview

### **TEST CIRCUITS AND WAVEFORMS**



### **APPLICATION**



### FAST 54/74F164

### Preview

- Gated Serial Data inputs
- Typical shift frequency of 90MHz
- Asynchronous Master Reset
- Fully buffered Clock and Data inputs
- Fully synchronous data transfers

### DESCRIPTION

The 'F164 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs ( $D_{sa}$  or  $D_{sb}$ ); either input can be used as an active HIGH enable for data entry though the other input. Both inputs must be connected together or an unused input must be tied HIGH.

Data shifts one place to the right on each LOW-to-HIGH transition of the Clock (CP) input, and enters into  $Q_0$  the logical AND of the two Data inputs ( $D_{sa} \cdot D_{sb}$ ) that existed one setup time before the rising clock edge. A LOW level on the Master Reset ( $\overline{\text{MR}}$ ) input overrides all other inputs and clears the register asynchronously, forcing all outputs LOW.

### 8-Bit Serial-In Parallel-Out Shift Register

TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
74F164	90MHz	33mA

### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F164N	
Plastic SO	N74F164D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low	
D <sub>sa</sub> , D <sub>sb</sub>	Data Inputs	1.0/1.0	20μA/0.6mA	
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20μA/0.6mA	
MR	Master Reset Input (Active Low)	1.0/1.0	20μA/0.6mA	
Q <sub>0</sub> -Q <sub>7</sub>	Outputs	50/33	1.0mA/20mA	


NOTE:

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


### PIN CONFIGURATION



### LOGIC SYMBOL




### LOGIC SYMBOL (IEEE/IEC)



### Preview

### LOGIC DIAGRAM



### MODE SELECT—TRUTH TABLE

OPERATING MODE	INPUTS				OUTPUTS			
OPERATING MODE	MR	СР	D <sub>sa</sub>	D <sub>sb</sub>	Qo	Q <sub>1</sub>	_	Q <sub>7</sub>
Reset (Clear)	L	Х	Х	Х	L	L	_	L
	Н	1	1	1	L	q <sub>0</sub>	_	q <sub>6</sub>
Shift	Н	1	1	h	L	q <sub>0</sub>	_	$q_6$
Jime	Н	1	h		L	qo	_	$q_6$
	Н	1	h	h	Н	q <sub>0</sub>	_	$q_6$

- H = HIGH voltage level.
- h = HIGH voltage level one setup time prior to the LOWto-HIGH Clock transition.
- L = LOW voltage level.
- I = LOW voltage level one setup time prior to the LOWto-HIGH Clock transition.
- q = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH Clock transition.
- X = Don't care.
- 1 = LOW-to-HIGH Clock transition.

### ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>out</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
l <sub>out</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER				UNIT	
	FANAMETER		Min	Nom	Max	UNII
V	Supply valtage	Mil	4.5	5.0	5.5	٧
V <sub>CC</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
VIL	LOW-level input voltage				0.8	٧
l <sub>IK</sub>	Input clamp current				- 18	mA
I <sub>OH</sub>	HIGH-level output current				<b>–</b> 1	mA
IOL	LOW-level output current				20	, mA
т	T 0 1 1 1	Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

### Preview


### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	0.4.0.4.0.7.7.0	TEST SOURITIONS!		UNIT			
	PARAMETER	TEST CONDITIONS <sup>1</sup>	Min	Typ <sup>2</sup>	Max	UNII	
V	HIGH-level output voltage	$V_{CC} = MIN, V_{IL} = MAX, I_{OH} = MAX,$	Mil	2.5	3.4		٧
V <sub>OH</sub>	nigh-level output voltage	V <sub>IH</sub> = MIN	Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$			0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$			- 0.73	- 1.2	٧
l <sub>1</sub>	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$			5	100	μΑ
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$			1	20	μΑ
1 <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$			- 0.4	- 0.6	mA
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		- 60	- 80	- 150	mA
Icc	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX			33	50	mA

#### NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.
- 3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational value. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.
- 4. Measure ICC with the serial inputs grounded, the clock input at 2.4V, and a momentary ground, then 4.5V applied to Master Reset, and all outputs open.

### **APPLICATION**



### Preview

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

	PARAMETER TEST CONDITIONS		c = +5 L = 50∣	5°C 5.0V pF	T <sub>A</sub> , N C <sub>L</sub> =	V <sub>CC</sub> lil 50pF 500Ω	T <sub>A</sub> , Co C <sub>L</sub> =	V <sub>CC</sub> m'l 50pF 500Ω	UNIT	
			Min	Тур	Max	Min	Max	Min	Max	1
f <sub>max</sub>	Maximum Shift Frequency	Waveform 1	80	90				80		MHz
t <sub>PLH</sub>	Propagation Delay CP to Q <sub>n</sub>	Waveform 1	4.5 5.0	6.0 7.5	8.0 10			4.5 5.0	9.0 11	ns
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>n</sub>	Waveform 2	5.5	10.5	13			8.5	14	ns

NOTE


Subtract 0.2ns from minimum values for SO package.

### **AC SETUP REQUIREMENTS**

PARAMETER		TEST CONDITIONS		$54/74I$ $T_A = +29$ $V_{CC} = +8$ $C_L = 50$ $R_L = 50$	5°C 5.0V pF	T <sub>A</sub>	54F , V <sub>CC</sub> Mil = 50pF = 500Ω	T <sub>A</sub> , Co C <sub>L</sub> =	V <sub>CC</sub> om'l 50pF 500Ω	UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW A or B to CP	) Maria ( 0	7.0 7.0					7.0 7.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW A or B to CP	Waveform 3	1.0 1.0					1.0 1.0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width, HIGH or LOW	Waveform 1	4.0 7.0					4.0 7.0		ns
t <sub>w</sub> (L)	MR Pulse Width LOW	Waveform 2	7.0					7.0		ns
t <sub>rec</sub>	Recovery Time MR to CP	Waveform 2	7.0					7.0		ns


### Preview

### **AC WAVEFORMS**



# 5

### TEST CIRCUITS AND WAVEFORMS



### FAST 54/74F168, 54/74F169

### **COUNTERS**

### Preview

- Synchronous counting and loading
- Up/down counting
- Modulo 16 binary counter
   -- 'F169
- BCD decade counter 'F168
- Two Count Enable inputs for n-bit cascading
- Positive edge-triggered clock
- Built-in lookahead carry capability
- Presettable for programmable operation

### **DESCRIPTION**

The 'F168 is a synchronous, presettable BCD decade up/down counter featuring an internal carry look-ahead for applications in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the Count Enable inputs and internal gating. This mode of operation eliminates the output spikes which are normally associated with asynchronous (ripple clock) counters. A buffered Clock input triggers the flip-flops on the LOW-to-HIGH transition of the clock.

The counter is fully programmable; that is, the outputs may be preset to either level.

### 'F168 — 4-Bit Up/Down BCD Decade Synchronous Counter 'F169 — 4-Bit Up/Down Binary Synchronous Counter

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F168		50mA
74F169		50mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F168N • N74F169N	
Plastic SO	N74F168D • N74F169D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984

LLCC is 20-pin surface-mounted leadless chip carrier


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
CEP	Count Enable Parallel Input (Active LOW)	1.0/1.0	20μA/0.6mA
CET	Count Enable Trickle Input (Active LOW)	1.0/2.0	20μA/1.2mA
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20μA/0.6mA
D <sub>0</sub> -D <sub>3</sub>	Parallel Data Inputs	1.0/1.0	20μA/0.6mA
PE	Parallel Enable Input (Active LOW)	1.0/1.0	20μA/0.6mA
U/D	Up-Down Count Control Input	1.0/1.0	20μA/0.6mA
$Q_0 - Q_3$	Flip-Flop Outputs	50/33	1.0mA/20mA
TC	Terminal Count Output (Active LOW)	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


### PIN CONFIGURATION



### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



Presetting is synchronous with the clock and takes place regardless of the levels of the Count Enable inputs. A LOW level on the Parallel Enable ( $\overline{PE}$ ) input disables the counter and causes the data at the  $D_n$  input to be loaded into the counter on the next LOW-to-HIGH transition of the clock.


The direction of counting is controlled by the Up/Down  $(U/\overline{D})$  input; a HIGH will cause the count to increase, a LOW will cause the count to decrease.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two Count Enable inputs (CET-CEP) and a Terminal Count (TC) output. Both Count Enable inputs must be LOW to count. The CET input is fed forward to enable the TC output. The TC output thus enabled will produce a LOW output pulse

with a duration approximately equal to the HIGH level portion of the  $\mathbf{Q}_0$  output. This LOW level  $\overline{\mathbf{TC}}$  pulse is used to enable successive cascaded stages. See Figure A for the fast synchronous multistage counting connections.


The 'F169A is identical except that it is a Modulo 16 counter.


### LOGIC DIAGRAM, 'F168



### Preview

### LOGIC DIAGRAM, 'F169





### Preview

### **FUNCTIONAL DESCRIPTION**

The 'F168 and 'F168 use edge-triggered J-K-type flip-flops and have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the Clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When PE is LOW, the data on the D<sub>0</sub>-D<sub>3</sub> inputs enter the flip-flops on the next rising edge of the Clock. In order for counting to occur, both CEP and CET must be LOW and PE must be HIGH; the U/D input then determines the direction of counting. The Terminal Count (TC) output is normally HIGH and goes LOW, provided that CET is LOW, when a counter reaches zero in the Count Down mode or reaches 9 (15 for the 'F169) in the Count Up mode. The TC output state is not a function of the Count Enable Parallel (CEP) input level. The TC output of the 'F168 decade counter can also be LOW in the illegal states 11, 13 and 15, which can occur when power is turned on or via parallel loading. If an illegal state occurs, the 'F168 will return to the legitimate sequence within two counts. Since the  $\overline{\text{TC}}$  signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on  $\overline{\text{TC}}$ . For this reason the use of  $\overline{\text{TC}}$  as a clock signal is not recommended (see logic equations below).


- 1) Count Enable = CEP CET PE
- 2) Up:  $\overline{TC} = Q_0 \cdot Q_3 \cdot (U/\overline{D}) \cdot \overline{CET}$
- 3) Down:  $\overline{TC} = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (U/\overline{D}) \cdot \overline{CET}$

### **MODE SELECT TABLE**

PE	CEP	CET	U/D	Action on Rising Clock Edge
L	. X	Х	Х	Load ( $D_n \rightarrow Q_n$ )
н	L	L	н	Count Up (Increment)
Н	L	L	L	Count Down (Decrement)
H	Н	X	X	No Change (Hold)
Н	Х	Н	Х	No Change (Hold)

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
- X = Don't Care

### STATE DIAGRAMS





#### MODE SELECT—FUNCTION TABLE

0050471110 14005		INPUTS						OUTPUTS		
OPERATING MODE	СР	U/D	CEP	CET	PE	D <sub>n</sub>	Qn	TC		
Parallel Load	t	Х	Х	Х	ı	ı	L	(a)		
Parallel Load	į į	X	X	×	1	h	н	(a)		
Count Up	t	h	1	i	h	Х	Count Up	(a)		
Count Down	1	1	1	ı	h	Х	Count Down	(a)		
Hold (do nothing)	t	Х	h	X	h	Х	q <sub>n</sub>	(a)		
riola (do flotilling)	l t	\ X	X	l h	h	Χ	l a.	Н		

H = HIGH voltage level steady state

#### NOTE

 $h = HIGH \ voltage \ level \ one \ setup \ time \ prior \ to \ the \ LOW-to-HIGH \ clock \ transition$ 

L = LOW voltage level steady state

<sup>=</sup> LOW voltage level one setup time prior to the LOW-to-HIGH clock transition

X = Don't care

q = Lower case letters indicate the state of the referenced output prior to the LOW-to-HIGH clock transition

<sup>1 =</sup> LOW-to-HIGH clock transition

a. The TC is LOW when CET is LOW and the counter is at Terminal Count. Terminal Count Up is (HHHH) and Terminal Count Down is (LLLL) for '169A.

The TC is LOW when CET is LOW and the counter is at Terminal Count. Terminal Count Up is (HLLH) and Terminal Count Down is (LLLL) for '168A.

### Preview

### ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	. V
ViN	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA .
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	-0.5 to + V <sub>CC</sub>	٧
lout	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER		54/74F			
	PARAMEIER			Nom	Max	UNIT
.,	Supply voltage	Mil	4.5	5.0	5.5	٧
V <sub>CC</sub>		Com'l	4.75	5.0	5.25	٧ ٠.
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current		1		- 18	mA ·
I <sub>OH</sub>	HIGH-level output current				-1	mA
I <sub>OL</sub>	LOW-level output current				20	mA
T <sub>A</sub>	Operating free-air temperature	Mil	- 55		125	°C
		Com'l	0		70	°C

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		~-	TEST CONDITIONS <sup>1</sup>			54/74F168, 'F169			
		I E				Typ <sup>2</sup>	Typ <sup>2</sup> Max		
V <sub>OH</sub>	HIGH-level output voltage	$V_{CC} = MIN, V_{IH} = MIN,$		Mil	2.5	3.4		٧	
* OH	marriever suspec vertage	$V_{IL} = MAX,$	I <sub>OH</sub> = MAX	Com'l	2.7	3.4		٧	
	LOW Love Love was to sale as	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX		Mil		0.35	0.5	V	
V <sub>OL</sub>	LOW-level output voltage			Com'l		0.35	0.5	٧	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				- 0.73	- 1.2	٧	
	Input current at maximum	V - MAY	V 70V	PE input			100	μΑ	
l <sub>t</sub>	input voltage	$V_{CC} = MAX$	$V_1 = 7.0V$	Other inputs			100	μΑ	
				PE input			20	μΑ	
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX$	$V_1 = 2.7V$	CET input			20	μΑ	
			1.	Other inputs			20	μΑ	
	LOW lavel in the surrent		V 0.5V	CET input			- 1.2	mA	
l <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX$ $V_I = 0.5V$		Other inputs			- 0.6	mA	
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX			- 60		- 150	mA	
Icc	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX				50	75	mA	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
   Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. ICC is measured after applying a momentary 4.5V, then ground to the clock input with all other inputs grounded and outputs open.

### Preview

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

				54/74F		5	4F	7	4F	
PARAMETER		TEST CONDITIONS	TIONS $ \begin{array}{c} T_A = +25^{\circ}\text{C} \\ V_{CC} = +5.0\text{V} \\ C_L = 50\text{pF} \\ R_L = 500\Omega \end{array} $			$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$ \begin{array}{c} \textbf{T}_{\textbf{A}}, \ \textbf{V}_{\textbf{CC}} \\ \textbf{Com'I} \\ \textbf{C}_{\textbf{L}} = \textbf{50pF} \\ \textbf{R}_{\textbf{L}} = \textbf{500} \boldsymbol{\Omega} \end{array} $		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	100	115				90		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Q <sub>n</sub> (PE, HIGH or LOW)	Waveform 1	3.0 4.0	6.5 9.0	8.5 11.5			3.0 4.0	9.5 13.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to TC	Waveform 1	5.5 4.0	12.0 8.5	15.5 11.0			5.5 4.0	17.0 12.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CET to TC	Waveform 2	2.5 2.5	4.5 6.0	6.0 8.0			2.5 2.5	7.0 9.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay U/D to TC ('F168)	·Waveform 3	3.5 4.0	8.5 12.5	11.0 16			3.5 4.0	12.5 17.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay U/D to TC ('F169)	Waveform 3	3.5 4.0	8.5 8.0	11.0 10.5			3.5 4.0	12.5 12.0	ns

NOTE

Subtract 0.2ns from minimum values for SO package.

### **AC SETUP REQUIREMENTS**


PARAMETER			$ \begin{array}{c c} & & & 54/74F \\ \hline & T_A = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_L = 50pF \\ R_L = 500\Omega \\ \end{array} $		54F		74F		]	
		TEST CONDITIONS			)V =	$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Com'l $C_L = 50pF$ $R_L = 500\Omega$		UNIT
L			Min	Тур	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW $D_n$ to CP	Waveform 4	4.0 4.0					4.0 4.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW D <sub>n</sub> to CP	Waveform 4	3.0 3.0					3.0 3.0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW CEP or CET to CP	Waveform 5	5.0 5.0					5.0 5.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW CEP or CET to CP	Waveform 5	0					0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW PE to CP	Waveform 4	8.0 8.0					11.0 7.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW PE to CP	Waveform 4	0					0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW $U/\overline{D}$ to CP ('F168)	Waveform 6	11.0 16.5					11.0 16.5		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW $U/\overline{D}$ to CP ('F169)	Waveform 6	11.0 7.0					11.0 7.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW U/D to CP	Waveform 6	0 0					0		ns
t <sub>W</sub> (H)	CP pulse width, HIGH or LOW	Waveform 1	4.0 6.0					4.0 6.0		ns

### Preview

### WAVEFORM (Typical Load, Count, and Inhibit Sequences)

Illustrated below is the following sequence for the 'F168. The operation of the 'F169 is similar.


- 1. Load (preset) to BCD seven
- 2. Count up to eight, nine (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), nine, eight, and seven



### 5


# COUNTERS

### AC WAVEFORMS



### Preview

### **TEST CIRCUITS AND WAVEFORMS**



### **HEX D FLIP-FLOP**

### FAST 54/74F174

Hex D Flip-Flop

### Preview

### Six edge-triggered D-type flip-flops

- Three speed-power ranges available
- Buffered common Clock
- Buffered, asynchronous Master Reset

TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
74F174	100MHz	30mA

### ORDERING CODE

Ondermita Code									
PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C							
Plastic DIP	N74F174N								
Plastic SO	N74F174D								
Ceramic DIP									
Ceramic LLCC									

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

### **DESCRIPTION**

The 'F174 has six edge-triggered D-type flipflops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset  $(\overline{MR})$  inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the  $\overline{MR}$  input. The device is useful for applications where the true output only is required and the Clock and master Reset are common to all storage elements.


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
D <sub>0</sub> -D <sub>5</sub>	Data Inputs	1.0/1.0	20μA/0.6mA
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20μA/0.6mA
MR	Master Reset Input (Active Low)	1.0/1.0	20μA/0.6mA
Q <sub>0</sub> -Q <sub>5</sub>	Outputs	50/33	1.0mA/20mA


NOTE:

One (1.0) FAST unit load is defined as:  $20\mu$ A in the HIGH state and 0.6mA in the LOW state.


### PIN CONFIGURATION



### LOGIC SYMBOL




### LOGIC SYMBOL (IEEE/IEC)



#### **HEX D FLIP-FLOP**

#### Preview

#### LOGIC DIAGRAM



#### **FUNCTION TABLE**

OPERATING	IN	NPUT	S	OUTPUTS		
MODE	MR	СР	Dn	Qn		
Reset (clear)	L	Х	Х	L		
Load "1"	Н	t	h	Н		
Load "0"	Н	1	1	L		

- H = HIGH voltage level steady state
- h = HIGH voltage level one setup time prior to the LOW-
- to-HIGH clock transition.

  L = LOW voltage level steady state.
- 1 = LOW voltage level one setup time prior to the LOWto-HIGH clock transition.
- X = Don't care.
- 1 = LOW-to-HIGH clock transition.

# ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
lout	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER			54/74F		LINUT
	FARAMETER		Min Nom Max			UNIT
V	Supply voltage	Mil	4.5	5.0	5.5	٧
V <sub>cc</sub>		Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				<b>– 18</b>	mA
I <sub>OH</sub>	HIGH-level output current				<b>–</b> 1	mA
loL	LOW-level output current				20	mA
+	Operating free-air temperature	Mil	- 55		125	°C
TA		Com'l	0		70	°C

#### Preview

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEST CONDITIONS <sup>1</sup>	54/74F174			UNIT	
	PARAMETER	TEST CONDITIONS	TEST CONDITIONS			Max	UNII
V		V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OH</sub> = MAX,	Mil	2.5	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	V <sub>IH</sub> = MIN	Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$			0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$	$V_{CC} = MIN, I_I = I_{IK}$		- 0.73	- 1.2	٧
1,	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$			5	100	μА
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = MAX, V <sub>i</sub> = 2.7V			1	20	μΑ
l <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$			- 0.4	- 0.6	mA
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		- 60	- 80	- 150	mA
Icc	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX			30	45	mA

NOTES

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

## AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

PARAMETER		TEST CONDITIONS			54F  T <sub>A</sub> , V <sub>CC</sub> MII  C <sub>L</sub> = 50pF  R <sub>L</sub> = 500Ω		$74F$ $T_{A}, V_{CC}$ $Com'l$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>max</sub>	Maximum Clock Frequency	Waveform 1	80	100				80		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to Q <sub>n</sub>	Waveform 1	3.5 4.5	5.5 7.0	8.0 10			3.5 4.5	9.0 11.0	ns
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>n</sub>	Waveform 3	5.0	10	14			5.0	15.0	ns

NOTE

Subtract 0.2ns from minimum values for SO package.

#### **AC SETUP REQUIREMENTS**

PARAMETER		TEST CONDITIONS		$54/74$ $T_A = +2$ $V_{CC} = +2$ $C_L = 50$ $R_L = 50$	5°C 5.0V pF	T <sub>A</sub>	, V <sub>CC</sub> Mil = 50pF = 500Ω	T <sub>A</sub> , Co	V <sub>CC</sub> om'l : 50pF : 500Ω	UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW Dn to CP	Waveform 2	4.0 4.0					4.0 4.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW Dn to CP	Waveform 2	0					0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width, HIGH or LOW	Waveform 1	4.0 6.0					4.0 6.0		ns
t <sub>w</sub> (L)	MR Pulse Width LOW	Waveform 3	5.0					5.0		ns
t <sub>rec</sub>	Recovery Time MR to CP	Waveform 3	5.0					5.0		ns

5

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


<sup>3.</sup> Not more than one output should be shorted at a time. For testing Ios, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, Ios tests should be performed last.

<sup>4.</sup> ICC is measured after a momentary ground, then 4.5V is applied to clock, with 4.5V applied to all Data and MR inputs and all outputs open.


#### **HEX D FLIP-FLOP**

#### Preview

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



#### QUAD D FLIP-FLOP

#### FAST 54/74F175

#### Preview

- Four edge-triggered D-type flip-flops
- Three speed-power ranges available
- Buffered common Clock
- Buffered, asynchronous Master Reset
- True and complement output

#### **DESCRIPTION**

The 'F175 is a quad, edge-triggered D-type flip-flop with individual D inputs and both Q and  $\overline{Q}$  outputs. The common buffered Clock (CP) and Master Reset ( $\overline{MR}$ ) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All Q outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the  $\overline{MR}$  input. The device is useful for applications where both true and complement outputs are required, and the Clock and Master Reset are common to all storage elements.

## Quad D Flip-Flop

TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
74F175	140MHz	22.5mA

#### **ORDERING CODE**

	·	
PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to +70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F175N	
Plastic SO	N74F175D	
Ceramic DIP		S54F175F
Ceramic LLCC		S54F175G

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
D <sub>0</sub> -D <sub>3</sub>	Data Inputs	1.0/1.0	20μA/0.6mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20μA/0.6mA
MR	Master Reset Input (Active Low)	1.0/1.0	20μA/0.6mA
Q <sub>0</sub> -Q <sub>3</sub>	True Outputs	50/33	1.0mA/20mA
$\overline{Q}_0$ - $\overline{Q}_3$	Complement Inputs	50/33	1.0mA/20mA


NOTE:

One (1.0) FAST unit load is defined as:  $20\mu\text{A}$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



5

#### Preview

#### LOGIC DIAGRAM



#### **MODE SELECT—FUNCTION TABLE**

OPERATING MODE		INPUTS	OUTPUTS		
OPERATING MODE	MR	СР	D <sub>n</sub>	Qn	$\overline{Q}_n$
Reset (clear)	L	Х	Х	L	н
Load "1"	н	t	h	н	L
Load "0"	н	t	1	L	Н

H = HIGH voltage level steady state.

- h = HIGH voltage level one setup time prior to the LOWto-HIGH clock transition.
- L = LOW voltage level steady state.
- I = LOW voltage level one setup time prior to the LOWto-HIGH clock transition.
- X = Don't care.
- 1 = LOW-to-HIGH clock transition.

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
lout	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER				UNIT	
	FARMETER		Min	Nom	Max	UNII
V	Supply voltage	Mil	4.5	5.0	5.5	V
N <sup>CC</sup>		Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
VIL	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				- 18	mA
loh	HIGH-level output current				~1	mA
loL	LOW-level output current				20	mA
_	Operating free-air temperature	Mil	55		125	°C
T <sub>A</sub>		Com'l	0		70	°C

#### Preview

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEST CONDITIONS <sup>1</sup>		54/74F/75			UNIT
	PARAMETER	TEST CONDITIONS	Min	in Typ <sup>2</sup>	Max	וואט	
V	HICH level cutrut voltage	$V_{CC} = MIN, V_{IL} = MAX, I_{OH} = MAX,$	Mil	2.5	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	V <sub>IH</sub> = MIN	Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$			0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{1K}$			- 0.73	- 1.2	٧
1,	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$			5	100	μА
l <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$			1	20	μА
I <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$			- 0.4	- 0.6	mA
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		- 60	- 80	- 150	mA
Icc	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX			22.5	34	mA

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

4. With all outputs open and 4.5V applied to all Data and Master Reset inputs, I<sub>CC</sub> is measured after a momentary ground, the 4.5V is applied to clock.

#### AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

PARAMETER		TEST CONDITIONS	V	54/74F A = + 25° CC = + 5.0 CL = 50 pl RL = 5000	0 <b>V</b> F	T <sub>A</sub> , N C <sub>L</sub> =	4F V <sub>CC</sub> III 50pF 500Ω	T <sub>A</sub> , Co	V <sub>CC</sub> om'l 50pF 500Ω	UNIT
			Min	Тур	Max	Min	Max	Min	Max	]
f <sub>max</sub>	Maximum Clock Frequency	Waveform 1	100	140		100		100		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to $Q_n$ or $\overline{Q}_n$	Waveform 1	4.0 4.0	5.0 6.5	6.5 8.5	3.5 4.0	8.5 10.5	4.0 4.0	7.5 9.5	ns
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>n</sub>	Waveform 3	4.5	9.0	11.5	4.5	15	4.5	13	ns
t <sub>PLH</sub>	Propagation Delay MR to Q <sub>n</sub>	Waveform 3	4.0	6.5	8.0	4.0	10	4.0	9.0	ns

NOTE

Subtract 0.2ns from minimum values for SO package.


#### **AC SETUP REQUIREMENTS**


	PARAMETER TEST CONDITIONS			54/74  T <sub>A</sub> = +2  V <sub>CC</sub> = +1  C <sub>L</sub> = 50  R <sub>I</sub> = 50	5°C 5.0V pF	T <sub>A</sub> ,	$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_1 = 500\Omega$		$74F$ $T_{A}, V_{CC}$ $Com'l$ $C_{L} = 50pF$ $R_{l} = 500\Omega$	
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW Dn to CP	Waveform 2	3.0 3.0			3.0 3.0		3.0 3.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW Dn to CP	Waveform 2	1.0 1.0			1.0 1.0		1.0 1.0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width, HIGH or LOW	Waveform 1	4.0 5.0			4.0 5.0		4.0 5.0		ns
t <sub>w</sub> (L)	MR Pulse Width LOW	Waveform 3	5.0			5.0		5.0		ns
t <sub>rec</sub>	Recovery Time MR to CP	Waveform 3	5.0			5.0		5.0		ns

#### QUAD D FLIP-FLOP

#### Preview

#### AC WAVEFORMS






#### Preliminary

- Provides 16 arithmetic operations: ADD, SUBTRACT, COMPARE, DOUBLE, plus 12 other arithmetic operations
- Provides all 16 logic operations of two variables: Exclusive-OR, Compare, AND, NAND, NOR, OR, plus 10 other logic operations
- Full lookahead carry for high-speed arithmetic operation on long words
- 40% faster than 'S181 with only 30% 'S181 power consumption

#### DESCRIPTION

The 'F181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs  $(S_0-S_3)$  and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations.

#### PIN CONFIGURATION



### 4-Bit Arithmetic Logic Unit

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F181	7.0 ns	43 mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to +70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F181N	
Plastic SO	N74F181D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
M	Mode Control Input	1.0/1.0	20μA/0.6mA
$\overline{A}_0 - \overline{A}_3$ , $\overline{B}_0 - \overline{B}_2$	Operand Inputs	1.0/1.0	20μA/0.6mA
S <sub>0</sub> -S <sub>3</sub>	Function Select Inputs	1.0/1.0	20μA/0.6mA
C <sub>n</sub>	Carry Input	1.0/1.0	20μA/0.6mA
$\overline{F}_0 - \overline{F}_3$ , A = B, C <sub>n+4</sub>	Outputs	50/33	1.0mA/20mA
Ğ	Carry Generate Output	50/33	1.0mA/20mA
P Carry Propagate Outpu		50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu\text{A}$  in the HIGH state and 0.6mA in the LOW state


When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The de-

vice incorporates full internal carry lookahead and provides for either ripple carry between devices using the  $C_{n+4}$  output, or for carry lookahead between packages using the signals  $\overline{P}$  (Carry Propagate) and  $\overline{G}$  (Carry Generate).  $\overline{P}$  and  $\overline{G}$  are not affected by carry in. When speed require-

#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



5

#### Preliminary

ments are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output  $(C_{n+4})$  signal to the Carry input  $(C_n)$  of the next unit. For high-speed operation the device is used in conjunction with the '182 carry lookahead circuit. One carry lookahead package is required for each group of four '181 devices. Carry lookahead can be provided at various levels and offers high-speed capability over extremely long word lengths.

The A=B output from the device goes HIGH when all four  $\vec{F}$  outputs are HIGH and can be used to indicate logic equiva-


lence over 4 bits when the unit is in the subtract mode. The A = B output is open collector and can be wired-AND with other A = B outputs to give a comparison for more than 4 bits. The A = B signal can also be used with the  $C_{n+4}$  signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied.

Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus, a carry is generated when there is no underflow and no carry is generated when there is underflow.

As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

#### LOGIC DIAGRAM



#### **Preliminary**

#### MODE SELECT—FUNCTION TABLE

MOD	E SELE	ECT IN	PUTS	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	/E HIGH INPUTS & OUTPUTS		
S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	So	LOGIC (M = H)	ARITHMETIC** $(M = L) (C_n = H)$		
L	L	٦.	L	<u>Ā</u>	Α _		
L	L	L	н	A+B	A + <u>B</u>		
L	L	Н	L	ĀB	A + B		
L	L	н	н	Logical 0	minus 1		
L	Н	L	L	ĀB	A plus AB		
L	н	L	н	B	(A + B) plus AB		
L	н	н	L	A⊕B	A minus B minus 1		
L	н	н	Н	ΑB	AB minus 1		
H	L	L	L	Ā+B	A plus AB		
Н	L	L	н	A ⊕ B	A plus B		
Н	L	Н	L	В	(A + B) plus AB		
H	L	н	Н	AB	AB minus 1		
H	Н	L	L	Logical 1	A plus A*		
Н	н	L	н	A+B	(A + B) plus A		
Н	н	н	L	A+B	(A + B) plus A		
Н	н	н	н	Α	A minus 1		

MOD	E SELI	CT INF	PUTS		TIVE LOW INPUTS & OUTPUTS		
S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	LOGIC (M = H)	ARITHMETIC** $(M = L) (C_n = L)$		
L	L	L	L	Ā	A minus 1		
L	L	L	н	ĀB	AB minus 1		
L	L	н	L	Ā+B	AB minus 1		
L	L	н	н	Logical 1	minus 1		
L	H	L	L	$\overline{A + B}$	A plus (A + B)		
L	Н	L	Н	B	AB plus (A + B)		
L	Н	Н	L	A⊕B	A minus B minus 1		
L	Н	Н	н	A+B	A+B		
Н	L	L	L	ĀB	A plus (A + B)		
Н	L	L	Н	A⊕B	A plus B		
Н	L	Н	L	В	AB plus (A + B)		
Н	L	Н	Н	A+B	A + B		
Н	Н	L	L	Logical 0	A plus A*		
Н	Н	L	Н	ΑĒ	AB plus A		
} н	Н	Н	L	AB	AĒ plus A		
Н	Н	H	Н	A	Α		

L = LOW voltage

# 5

#### SUM MODE TEST TABLE I

**FUNCTION INPUTS:**  $S_0 = S_3 = 4.5V$ ,  $S_1 = S_2 = M = 0V$ 

PARAMETER	INPUT UNDER TEST	OTHER INP	UT, SAME BIT	OTHER DA	TA INPUTS	OUTPUT UNDER TEST
FANAMETER	INFOT UNDER 1EST	APPLY 4.5V	APPLY GND	APPLY 4.5V	APPLY GND	OUTFOI ONDER TEST
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{A}_{i}$	$\overline{B}_{i}$	None	Remaining Ā and B	C <sub>n</sub>	F,
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{B}_{i}$	$\overline{A}_{i}$	None	Remaining Ā and B	C <sub>n</sub>	$\overline{F}_{i}$
t <sub>PLH</sub> t <sub>PHL</sub>	Āi	$\overline{B}_{i}$	None	None	Remaining $\overline{A}$ and $\overline{B}$ , $C_n$	P
t <sub>PLH</sub> t <sub>PHL</sub>	$\widehat{B}_{i}$	$\overline{A}_{i}$	None	None	Remaining $\overline{A}$ and $\overline{B}$ , $C_n$	P
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{A}_{i}$	None	$\overline{B}_{i}$	Remaining B	Remaining Ā, C <sub>n</sub>	G
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{B}_{i}$	None	Ā	Remaining B	Remaining Ā, C <sub>n</sub>	G
t <sub>PLH</sub> t <sub>PHL</sub>	Ā	None	B <sub>i</sub>	Remaining B	Remaining Ā, C <sub>n</sub>	C <sub>n+4</sub>
t <sub>PLH</sub> t <sub>PHL</sub>	$\widehat{B}_{i}$	None	Āi	Remaining B	Remaining Ā, C <sub>n</sub>	C <sub>n+4</sub>
t <sub>PLH</sub> t <sub>PHL</sub>	C <sub>n</sub>	None	None	Ali Ā	Ali B	Any F or C <sub>n+4</sub>

H = HIGH voltage level

<sup>\*</sup>Each bit is shifted to the next more significant position.

<sup>\*\*</sup>Arithmetic operations expressed in 2s complement notation.

#### FAST 54/74F181

#### **ARITHMETIC LOGIC UNIT**

#### Preliminary

#### **DIFF MODE TEST TABLE II**

**FUNCTION INPUTS:**  $S_1 = S_2 = 4.5V$ ,  $S_0 = S_3 = M = 0V$ 

PARAMETER	INPUT UNDER TEST	OTHER INPL	JT, SAME BIT	OTHER DA	TA INPUTS	OUTPUT UNDER TEST	
PARAMETER	INPUT UNDER 1EST	APPLY 4.5V	APPLY GND	APPLY 4.5V	APPLY GND	OUIPUI UNDER IESI	
t <sub>PLH</sub> t <sub>PHL</sub>	Ā	None	$\overline{B}_{i}$	Remaining Ā	Remaining B, C <sub>n</sub>	F <sub>i</sub>	
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{B}_{i}$	$\overline{A}_{i}$	None	Remaining Ā	Remaining B, C <sub>n</sub>	F <sub>i</sub>	
t <sub>PLH</sub> t <sub>PHL</sub>	Ā,	None	$\overline{\mathtt{B}}_{i}$	None	Remaining Ā and B, C <sub>n</sub>	P	
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{B}_{i}$	Ā	None	None	Remaining Ā and B, C <sub>n</sub>	P	
t <sub>PLH</sub> t <sub>PHL</sub>	Ā	B <sub>i</sub>	None	None	Remaining Ā and B, C <sub>n</sub>	G	
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{B}_{i}$	None	Āi	None	Remaining $\overline{A}$ and $\overline{B}$ , $C_n$	G	
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{A}_{i}$	None	$\overline{B}_{i}$	Remaining A	Remaining B, C <sub>n</sub>	A = B	
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{\overline{B}}_{i}$	$\overline{A}_{i}$	None	Remaining Ā	Remaining B, C <sub>n</sub>	A = B	
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{A}_{i}$	Ē,	None	None	Remaining Ā and B, C <sub>n</sub>	C <sub>n+4</sub>	
t <sub>PĽH</sub> t <sub>PHL</sub>	$\overline{\mathtt{B}}_{i}$	None	Ā	None	Remaining Ā and B, C <sub>n</sub>	C <sub>n+4</sub>	
t <sub>PLH</sub> t <sub>PHL</sub>	C <sub>n</sub>	None	None	All All A and B	None	Any F or C <sub>n+4</sub>	

#### **LOGIC MODE TEST TABLE III**

PARAMETER	INPUT	OTHER INPU	IT, SAME BIT	OTHER DA	ATA INPUTS	OUTPUT	FUNCTION INPUTS
PANAMETER	UNDER TEST	APPLY 4.5V	APPLY GND	APPLY 4.5V	APPLY GND	UNDER TEST	FUNCTION INFUTS
t <sub>PLH</sub> t <sub>PHL</sub>	Ā	$\overline{\mathtt{B}}_{i}$	None	None	Remaining $\overline{A}$ and $\overline{B}$ , $C_n$	F,	$S_1 = S_2 = M = 4.5V$ $S_0 = S_3 = 0V$
t <sub>PLH</sub> t <sub>PHL</sub>	B̄ <sub>i</sub>	Āi	None	None	Remaining $\overline{A}$ and $\overline{B}$ , $C_n$	F <sub>i</sub>	$S_1 = S_2 = M = 4.5V$ $S_0 = S_3 = 0V$

## ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	-0.5 to +7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 1	- 30 to +1	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
l <sub>out</sub>	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### FAST 54/74F181

#### Preliminary

#### RECOMMENDED OPERATING CONDITIONS

	242445752	Ì		54/74F		
	PARAMETER		Min	Nom	Max	UNIT
		Mil	4.5	5.0	5.5	٧
v <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
VIL	LOW-level input voltage				0.8	V
l <sub>iK</sub>	Input clamp current				- 18	mA
I <sub>OH</sub>	HIGH-level output current				-1	mA
I <sub>OL</sub>	LOW-level output current				20	mA
<b>-</b>	One of the control of	Mil	- 55		+ 125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED		-07 001	DITIO	wo1		5	4/74F18	1	
	PARAMETER	TEST CONDITIONS <sup>1</sup>						Typ <sup>2</sup>	Max	UNIT
.,	HICH level evitant voltage	$V_{GG} = MIN, V_{IL}$	= MAX,	I <sub>OH</sub> = MAX MII		Mil	2.5	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	V <sub>IH</sub> = MI	N	I OH:	= MAX	Com'l	2.7	3.4		٧
VOL	LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>II</sub>	= MIN,	V <sub>IL</sub> = !	MAX, I <sub>OL</sub>	= MAX		0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	,	V <sub>CC</sub> = MII	N, I,=	l <sub>IK</sub>			- 0.73	- 1.2	٧
i,	Input current at maximum input voltage	Vcc	= MAX,	V <sub>1</sub> = -	+ 7.0V			5	100	μА
			1		Mode	input		1	20	μА
	MOUTE A STATE OF THE STATE OF T	V <sub>CC</sub> = MAX	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	<u>,,                                   </u>	A or B inputs			1	20	μΑ
l <sub>IH</sub>	HIGH-level input current		$V_1 = 2.$	Sin		puts		1	20	μА
				Γ	Carry	input		1	20	μΑ
				i	Mode	input			0.6	mA
	LOW-level input current	V <sub>CC</sub> = MAX	$V_1 = 0.5$	., [	A or B	inputs		}	0.6	mA
ŀιL	EOVV-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> =0.	ا ۷د	S in	puts			0.6	mA
					Carry	input			0.6	mA
I <sub>OH</sub>	HIGH-level output current	$V_{IH} = MIN, V_{IL}$	= MAX,	V <sub>OH</sub> =	4.5V, A	= B only			250	μА
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX	Any ou	tput e	except A	= B	- 60	- 80	- 150	mA
1	Supply current <sup>4</sup> (total)	V - MA	. v		Note 4	а			65	mA
lcc	Supply culterit (total)	$V_{CC} = MA$			Note 4	b			65	mA

#### NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- For conditions shown as MIN of MAX, use the appropriate value specified under recommended operating conditions of the approach style.
   All typical values are V<sub>CC</sub> = 5V, T<sub>A</sub> = 25 °C.
   Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, loss tests should be performed last.
- 4. ICC is measured with the following conditions: a. So through S3, M, and A inputs are at 4.5V, other inputs grounded, all outputs open; b. So through S3 and M inputs are a 4.5V, other inputs grounded, all outputs open.

#### Preliminary

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic".)


1	,			4F/74F		54	IF	74	F	
	PARAMETER	TEST CONDITIONS	ν <sub>c</sub>	= +25° c=+5.0 L=50p	ov	T <sub>A</sub> , V M C <sub>L</sub> =	ii .	T <sub>A</sub> , V Co C <sub>L</sub> =	om	
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation delay $C_n$ to $C_{n+4}$	M = 0V, Sum or Diff Mode see Waveform 2 and Tables I and II	3.0 3.0	6.4 6.1	8.5 8.0	3.0 3.0	12.5 11.5	3.0 3.0	9.5 9.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay C <sub>n</sub> to F outputs	M = 0V, Sum or Diff Mode see Waveform 2 and Tables I and II	3.0 3.0	6.7 6.5	8.5 8.5	3.0 3.0	12.0 12.0	3.0 3.0	9.5 9.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ā or B inputs to G output	$M = S_1 = S_2 = 0V$ , $S_0 = S_3 = 4.5V$ Sum Mode, see Waveform 2 and Table I	3.0 3.0	5.7 5.8	7.5 7.5	3.0 3.0	10.5 10.5	3.0 3.0	8.5 8.5	ns
t <sub>PLH</sub>	Propagation delay Ā or B inputs to G output	$M = S_0 = S_3 = 0V$ , $S_1 = S_2 = 4.5V$ Diff Mode, see Waveform 3 and Table II	3.0 3.0	6.5 7.3	8.5 9.5	3.0 3.0	12 13.5	3.0 3.0	9.5 10.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ā or B inputs to P output	$M = S_1 = S_2 = 0V$ , $S_0 = S_3 = 4.5V$ Sum Mode, see Waveform 2 and Table I	3.0 3.0	5.0 5.5	7.0 7.5	3.0 3.0	10 10.5	3.0 3.0	8.0 8.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ā or B inputs to P output	$M = S_0 = S_3 = 0V$ , $S_1 = S_2 = 4.5V$ Diff Mode, see Waveform 3 and Table II	4.0 4.0	5.8 6.5	7.5 8.5	4.0 4.0	10.5 12	4.0 4.0	8.5 9.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay $\overline{A}_i$ or $\overline{B}_i$ inputs to $\overline{F}_i$ outputs	$M = S_1 = S_2 = 0V$ , $S_0 = S_3 = 4.5V$ Sum Mode, see Waveform 2 and Table I	4.0 4.0	7.0 7.2	9.0 10	4.0 4.0	12.5 14	4.0 4.0	10 10	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay $\overline{A}_i$ or $\overline{B}_i$ inputs to $\overline{F}_i$ outputs	$M = S_0 = S_3 = 0V$ , $S_1 = S_2 = 4.5V$ Diff Mode, see Waveform 3 and Table II	4.5 4.5	8.2 5.0	11 11	4.5 4.5	15.5 15.5	4.5 4.5	12 12	ns
t <sub>PLH</sub>	Propagation delay $\overline{A}_i$ or $\overline{B}_i$ inputs to $\overline{F}_i$ outputs	M = 4.5V, Logic Mode see Waveform 2 and Table III	4.0 4.0	6.0 6.0	9 10	4.0 4.0	12.5 19	4.5 4.5	13 13	ņs
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ā or B inputs to C <sub>n+4</sub> output	$M = 0V$ , $S_0 = S_3 = 4.5V$ , $S_1 = S_2 = 0V$ Sum Mode, see Waveform 1 and Table I	7.0 7.0	10 9.4	13 12	7.0 7.0	18 17	7.0 7.0	14 13	ns
t <sub>PLH</sub>	Propagation delay Ā or B̄ inputs to C <sub>n+4</sub> output	$M = 0V$ , $S_0 = S_3 = 0V$ , $S_1 = S_2 = 4.5V$ Diff Mode, see Waveform 4 and Table II	7.0 7.0	10.8 10	14 13	7.0 7.0	19.5 18	7.0 7.0	15 14	ns
t <sub>PLH</sub>	Propagation delay Ā or B inputs to A=B output	$M = S_0 = S_3 = 0V$ , $S_1 = S_2 = 4.5V$ Diff Mode, see Waveform 3 and Table II	11 7.0	18.5 9.8	27 12.5	11 7.0	35 17.5	11 7.0	29 13.5	ns
t <sub>PLH</sub>	Propagation delay Any Ā or B to Any F	Sam Mode, see Waveforms 1 and 2	4.0 4.0	8.0 7.8	10.5 10	7.0 4.0	15.5 14	4.0 4.0	11.5 11	ns
t <sub>PLH</sub>	Propagation delay Any Ā or B to Any F	Diff Mode, see Waveforms 1 and 2	4.5 4.5	9.4 9.4	12 12	4.5 4.5	17 -17	4.5 4.5	13 13	ns

NOTE


Subtract 0.2ns from minimum values for SO package.

#### **Preliminary**

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



#### FAST 54/74F182

#### **CARRY LOOKAHEAD GENERATOR**

#### Preview

#### Provides carry lookahead across a group of four ALU's

 Multi-level lookahead for high-speed arithmetic operation over long word lengths

#### DESCRIPTION

The 'F182 carry lookahead generator accepts up to four pairs of active LOW Carry Propagate  $(\overline{P}_0, \overline{P}_1, \overline{P}_2, \overline{P}_3)$  and Carry Generate  $(\overline{G}_0, \overline{G}_1, \overline{G}_2, \overline{G}_3)$  signals and an active HIGH Carry input  $(C_n)$  and provides anticipated active HIGH carries  $(C_{n+x}, C_{n+y}, C_{n+2})$  across four groups of binary adders. The 'F182 also has active LOW Carry Propagate  $(\overline{P})$  and Carry Generate  $(\overline{G})$  outputs which may be used for further levels of lookahead.

The logic equations provided at the outputs are:

$$\begin{split} C_{n+x} &= G_0 + P_0 C_n \\ C_{n+y} &= G_1 + P_1 G_0 = P_1 P_0 C_n \\ C_{n+z} &= G_2 + P_2 G_1 + P_2 P_2 G_0 \\ &+ P_2 P_1 P_0 C_n \\ \overline{G} &= \overline{G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0} \\ \overline{P} &= \overline{P_3 P_2 P_1 P_0} \end{split}$$

The 'F182 can also be used with binary ALU's in an active LOW or active HIGH input operand mode. The connections to and from the ALU to the carry lookahead generator are identical in both cases.

#### **Carry Lookahead Generator**

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F182		21mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES  V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F182N	
Plastic SO	N74F182D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


#### teco is 20-pin surface-mounted leadless crip carrier.

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
Cn	Carry Input	1.0/2.0	20μA/1.2 mA
$\overline{G}_0,\overline{G}_2$	Carry Generate Inputs (Active LOW)	1.0/14.0	20μA/8.4mA
G₁	Carry Generate Input (Active LOW)	1.0/16.0	20μA/9.6mA
$\overline{G}_3$	Carry Generate Input (Active LOW)	1.0/8.0	20μA/4.8mA
$\overline{P}_0,\overline{P}_1$	Carry Propagate Inputs (Active LOW)	1.0/8.0	20μA/4.8mA
P <sub>2</sub>	Carry Propagate Input (Active LOW)	1.0/6.0	20μA/3.6mA
$\overline{P}_3$	Carry Propagate Input (Active LOW)	1.0/4.0	20μA/2.4mA
$C_{n+x}-C_{n+z}$	Carry Outputs	50/33	1.0mA/20mA
G	Carry Generate Output (Active LOW)	50/33	1.0mA/20mA
P .	Carry Propagate Output (Active LOW)	50/33	1.0mA/20mA


NOTE:

One (1.0) FAST unit load is defined as:  $20\mu\text{A}$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



### **CARRY LOOKAHEAD GENERATOR**

#### Preview

#### LOGIC DIAGRAM




#### **FUNCTION TABLE**

				IPU	rs					OUTF	PUTS		
Cn	$\overline{\mathbf{G}}_{0}$	$\overline{P}_0$	Ğ₁	P <sub>1</sub>	$\overline{G}_2$	$\overline{P}_2$	$\overline{\mathbf{G}}_3$	$\overline{P}_3$	Cn+x	C <sub>n+y</sub>	C <sub>n+z</sub>	Ğ	P
X L X	HLX	HXXL							LLHH				
X X X X H	X H X L X	X H X X L	III L X X	HXXXLL						I I I I			
X X X X X X H	X X H H X X L	XXHXXXL	XHHHXLXX	XHXXXXLL	HHHLXXX	HXXXXLLL					L L L H H H H		
	X X X H X X L		XXHHXXLX	XXHXXXL	XHHHXLXX	X H X X X L L	HHHHLXXX	HXXXXLLL				TITILLL	
		H X X L		X H X X L		X H X L		X X H L					HHHL

H = HIGH voltage level

#### **APPLICATION**



L = LOW voltage level X = Don't care

#### **Preview**

**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	-0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
· I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F		UNIT
	PANAMETER		Min	Nom	Max	UNIT
	Cumply walks	Mil	4.5	5.0	5.5	V
V <sub>CC</sub>	Supply voltage	Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
VIL	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				<b>– 18</b>	mA
Гон	HIGH-level output current				<b>–</b> 1	mA
loL	LOW-level output current				20	mA
т	Operation from his term proteins	Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DARAMETER		CONDITIO	1			54/74F182		
	PARAMETER	1651	TEST CONDITIONS <sup>1</sup>				Typ <sup>2</sup>	Max	UNIT
V		$V_{CC} = MIN, V_{IL} = MAX, I_{OH} = MAX,$ Mil			2.5	3.4		٧	
V <sub>OH</sub>	HIGH-level output voltage	V <sub>IH</sub> =			Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN$ , $V_{IH} = MIN$ , $V_{IL} = MAX$ , $I_{OL} = MAX$					0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$					- 0.73	- 1.2	٧
l <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V				5	100	.μΑ	
l <sub>iH</sub>	HIGH-level input current	$V_{CC} = MAX, V_I = 2.7V$					1	20	μΑ
				C <sub>n</sub>				- 1.2	mA
				$\overline{G}_0$ , $\overline{G}$	2			- 8.4	mA
	1 OW lovel input ourrent	V - MAY V -	0.51/	$\overline{G}_1$				- 9.6	mA
I <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_1 =$	0.5V	$\overline{G}_3$ , $\overline{P}$	0, P <sub>1</sub>			- 4.8	mA
				$\overline{P}_2$				- 3.6	mA
				$\bar{P}_3$				- 2.4	mA
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> =	MAX			- 60	- 80	- 150	mA
1	Cupply ourrent4 (total)	V 444.V	Іссн	Outputs	HIGH		18.4	28	mA
cc	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX	Iccl	Outputs LOW			23.5	36	mA

#### NOTES

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

Not more than one output should be shorted at a time. For testing log, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, log tests should be performed last.

<sup>4.</sup> I<sub>CC</sub> is measured with  $\overline{G_0}$ ,  $\overline{G_1}$ , and  $\overline{G_2}$  inputs at 4.5V; all other inputs grounded and all outputs open.

### **CARRY LOOKAHEAD GENERATOR**

#### Preview


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

		JASI LOGIC. )	<del></del>							
ł				54/74F		54	4F	74	4F	1
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			C <sub>L</sub> =	V <sub>CC</sub> III 50pF 500Ω	$T_{A}, V_{CC}$ $Com'I$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay $C_n$ to $C_{n+x}$ , $C_{n+y}$ , $C_{n+z}$	Waveform 2	3.0 3.0	6.6 6.8	8.5 9.0	3.0 3.0	10.5 11	3.0 3.0	9.5 10	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{P}_0$ , $\overline{P}_1$ or $\overline{P}_2$ to $C_{n+x}$ , $C_{n+y}$ , $C_{n+z}$	Waveform 1	2.5 2.0	6.2 3.7	8.0 5.0	2.5 2.0	10.7 6.5	2.5 2.0	9.0 6.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{G}_0$ , $\overline{G}_1$ or $\overline{G}_2$ to $C_{n+x}$ , $C_{n+y}$ , $C_{n+z}$	Waveform 1	2.5 2.0	6.5 3.9	8.5 5.2	2.5 2.0	10.5 6.5	2.5 2.0	9.5 6.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{P}_1$ , $\overline{P}_2$ or $\overline{P}_3$ to $\overline{G}$	Waveform 2	3.0 3.0	7.9 6.0	10.5 8.0	3.0 3.0	12.5 9.5	3.0 3.0	11 9.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{G}_n$ to $\overline{G}$	Waveform 2	3.0 3.0	8.3 5.7	10.5 7.5	3.0 3.0	12.5 9.5	3.0 3.0	11.5 8.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{P}_n$ to $\overline{P}$	Waveform 2	3.0 2.5	5.7 4.1	7.5 5.5	3.0 2.5	11 7.5	3.0 2.5	8.5 6.5	ns


NOTE

Subtract 0.2ns from minimum values for SO package.

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**






 $R_L$  = Load resistor to GND; see AC CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



V<sub>M</sub> = 1.5V

	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Rate Pulse Width t <sub>TLI</sub>		<sup>†</sup> THL				
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns				

#### Preview

#### 'F190 Asynchronous Presettable BCD/Decade Up/Down Counter 'F191 Asynchronous Presettable 4-Bit Binary Up/Down Counter

 High speed — 110MHz typical f<sub>MAX</sub>

- Synchronous, reversible counting
- BCD/decade 'F190
  4-bit binary 'F191
- Asynchronous parallel load capability
- Count enable control for synchronous expansion
- Single up/down control input

#### DESCRIPTION

The 'F190 is an asynchronously presettable up/down BCD decade counter. It contains four master/slave flip-flops with internal gating and steering logic to provide asynchronous preset and synchronous count-up and count-down operation. The 'F191 is similar, but is a 4-bit binary counter.

Asynchronous parallel load capability permits the counter to be preset to any desired number. Information present on the parallel Data inputs  $(D_0-D_3)$  is loaded into the counter and appears on the outputs when the Parallel Load  $(\overline{PL})$  input is LOW. As indicated in the Mode Select Table, this operation overrides the counting function.

Counting is inhibited by a HIGH level on the Count Enable  $(\overline{CE})$  input. When  $\overline{CE}$  is LOW, internal state changes are initiated.

TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
74F190		38mA
74F191		38mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F190N • N74F191N	
Plastic SO	N74F190D • N74F191D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
CE	Count enable input (active low)	1.0/3.0	20μA/1.8mA
СР	Clock pulse input (active rising edge)	1.0/1.0	20μA/0.6mA
D <sub>0</sub> -D <sub>3</sub>	Parallel data inputs	1.0/1.0	20μA/0.6mA
PL	Asynchronous parallel load input (active low)	1.0/1.0	20μA/0.6mA
Ū/D	Up/down count control input	1.0/1.0	20μA/0.6mA
Q <sub>0</sub> -Q <sub>3</sub>	Flip-flop outputs	50/33	1.0mA/20μA
RC	Ripple clock output (active low)	50/33	1.0mA/20μA
TC	Terminal count output (active high)	50/33	1.0mA/20μA


NOT

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### **LOGIC SYMBOL**



#### LOGIC SYMBOL (IEEE/IEC)



#### Preview

Overflow/underflow indications are provided by two types of outputs, the Terminal Count (TC) and Ripple Clock ( $\overline{\text{RC}}$ ). The TC output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches "9" in the count-up mode. The TC output will remain HIGH until a state change occurs, either by counting or presetting, or until  $\overline{\text{U}}/\text{D}$  is changed. Do not use the TC output as a clock signal because it is subject to decoding spikes.


The TC signal is used internally to enable the RC output. When TC is HIGH and CE is LOW, the RC follows the Clock Pulse (CP) delayed by two gate delays. The RC output essentially duplicates the LOW clock pulse width, although delayed in time by two gate delays. This feature simplifies the design of multistage counters, as indicated in Figures A and B. In Figure A,

each  $\overline{RC}$  output is used as the Clock input for the next higher stage. When the clock source has a limited drive capability this configuration is particularly advantageous, since the clock source drives only the first stage. It is only necessary to inhibit the first stage to prevent counting in all stages, since a HIGH signal on  $\overline{CE}$  inhibits the  $\overline{RC}$  output pulse as indicated in the Mode Select Table. The timing skew between state changes in the first and last stages is represented by the cumulative delay of the clock as it ripples through the preceding stages. This is a disadvantage of the configuration in some applications.

Figure B shows a method of causing state changes to occur simultaneously in all stages. The  $\overline{\rm RC}$  outputs propagate the carry/borrow signals in ripple fashion and all Clock inputs are driven in parallel. The LOW state duration of the clock in this


configuration must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. Since the  $\overline{\text{HC}}$  output of any package goes HIGH shortly after its CP input goes HIGH, there is no such restriction on the HIGH state duration of the clock.

In Figure C, the configuration shown avoids ripple delays and their associated restrictions. Combining the TC signals from all the preceding stages forms the  $\overline{\text{CE}}$  input signal for a given stage. An enable signal must be included in each carry gate in order to inhibit counting. The TC output of a given stage is not affected by its own  $\overline{\text{CE}}$ , therefore, the simple inhibit scheme of Figure A and B does not apply.




#### Preview

#### **LOGIC DIAGRAM 'F190**



#### LOGIC DIAGRAM 'F191



# 5

#### **COUNTERS**

#### Preview

#### MODE SELECT — FUNCTION TABLE, 'F190, 'F191

0050471110 11005		OUTPUTS				
OPERATING MODE	PL	Ū/D	CE	СР	D <sub>n</sub>	Q <sub>n</sub>
Parallel load	L L	X X	X X	X X	L H	L H
Count up	Н	L	١	Ť	Х	count up
Count down	Н	Н	ı	1	Х	count down
Hold "do nothing"	Н	Х	Н	Х	Х	no change

#### TC AND RC FUNCTION TABLE, 'F190

	INPUTS		TEF	MINAL C	OUTPUTS			
ם/ע	CE	СР	P Q <sub>0</sub> Q <sub>1</sub> Q <sub>2</sub>		Q <sub>2</sub>	Q <sub>3</sub>	TC	RC
Н	Н	Х	Н	Х	Х	Н	L	н
L	Н	Х	Н	X	Х	Н	Н	H
L	L	ਪ	Н	Х	Х	Н	1	J.
L	Н	Х	L	L	L	L	L	н
Н	Н	Х	L	L	L	L	н	Н
Н	L	ਪ	L	L	L	L	1	r

#### TC AND RC FUNCTION TABLE, 'F191

	INPUTS		TEF	MINAL C	OUTPUTS			
Ū/D	ĈĒ	СР	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	TC	RC
Н	Н	Х	Н	Н	Н	Н	L	Н
L	H	X	н	Н	н	н	Н	н
L	L	T	Н	Н	н	н	1	T
L	Н	Х	L	L	L	L	L	Н
Н	Н	X	L	L	L	L	н	H
н	L	T	L	L.	L	L	1	ਪਾ

- H = HIGH voltage level steady state.
- L = LOW voltage level steady state.
- I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.
  X = Don't care.
- t = LOW-to-HIGH clock transition.
- T = LOW pulse.
- ↓ = HIGH-to-LOW clock transition

## ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT	
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧	
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧	
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to + 5	mA	
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	· V	
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA	
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C	

### FAST 54/74F190, 54/74F191

#### **COUNTERS**

#### Preview

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER					
	FARAMETER		Min	Nom	Max	UNIT
· · ·	Supply voltage	Mil	4.5	5.0	5.5	٧
V <sub>CC</sub>		Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				- 18	mA
I <sub>OH</sub>	HIGH-level output current				-1	mA
IOL	LOW-level output current				20	mA
т	Operation from all terms and the	Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER TEST CONDITIONS <sup>1</sup>			5			
	PARAMETER	TEST CONDITIO	Min	Typ <sup>2</sup>	Max	UNIT	
	HIGH-level output voltage	$V_{CC} = MIN, V_{IH} = MIN,$	Mil	2.5	3.4		٧
V <sub>OH</sub>		$V_{IL} = MIN, I_{OH} = MAX$	Com'l	2.7	3.4		٧
V <sub>OL</sub>	$V_{OL}$ LOW-level output voltage $V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5	٧
VIK	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>1</sub> =	$V_{CC} = MIN, I_1 = I_{1K}$			-1.2	٧
	Input current at maximum input voltage	V MAY V 70V	CE input			0.3	mA
l <sub>i</sub>		$V_{CC} = MAX, V_1 = 7.0V$	Other inputs			0.1	mA
	LUCIA I	V MAY V 0.7V	CE input			60	μΑ
ήн	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$	Other inputs			20	μΑ
	1000	.,	CE input			-1.8	mA
l <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$	Other inputs			-0.6	mA
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		-60		-150	mA
Icc	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX			38	55	mA

#### NOTES

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

<sup>3.</sup> Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

<sup>4.</sup> Measure I<sub>CC</sub> with all inputs grounded and all outputs open.

### Preview

# AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

				54/74F		5-	4F	74	lF.	
	PARAMETER	TEST CONDITIONS	$T_A = +25 ^{\circ} C$ $V_{CC} = +5.0 V$ $C_L = 50 pF$ $R_L = 500 \Omega$			$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Com'I $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum input count frequency	Waveform 1	100					90		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Q <sub>n</sub>	Waveform 1	3.0 5.0		7.5 11.0			3.0 5.0	8.5 12.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to RC	Waveform 2	3.0 3.0		7.5 7.0			3.0 3.0	8.5 8.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to TC	Waveform 1	6.0 5.0		13.0 11.0			6.0 5.0	14.0 12.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay U/D to RC	Waveform 7	7.0 5.5		18.0 12.0			7.0 5.5	20.0 13.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ū/D to TC	Waveform 7	4.0 4.0		10.0 10.0			4.0 4.0	11.0 11.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay D <sub>n</sub> to Q <sub>n</sub>	Waveform 3	3.0 6.0		7.0 13.0			3.0 6.0	8.0 14.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay PL to any output	Waveform 4	5.0 5.5		11.0 12.0			5.0 5.5	12.0 13.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CE to RC	Waveform 2	3.0 3.0		7.0 7.0			3.0 3.0	8.0 8.0	ns

NOTE


Subtract 0.2ns from minimum values for SO package.

#### **AC SETUP REQUIREMENTS**

		Į.	ļ	54/74F		54F		74F		
	PARAMETER	TEST CONDITIONS	$ \begin{array}{c} T_{A} = + 25^{\circ} C \\ V_{CC} = + 5.0 V \\ C_{L} = 50 pF \\ R_{L} = 500 \Omega \end{array} $			$T_A$ , $V_{CC}$ Mil $C_L = 50 pF$ $R_L = 500 \Omega$		$T_{A}, V_{CC}$ $Com'l$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW $D_n$ to $\overline{PL}$	Waveform 6	6.0 6.0					6.0 6.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW D <sub>n</sub> to PL	Waveform 6	4.0 4.0					4.0 4.0		ns
t <sub>s</sub> (L)	Setup time LOW CE to CP	Waveform 8	10.0					10.0		ns
t <sub>h</sub> (L)	Hold time LOW CE to CP	Waveform 8	0					0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW $\overline{\text{U}}/\text{D}$ to CP	Waveform 7	12 12					12 12		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW U/D to CP	Waveform 7	0					0		ns
t <sub>W</sub> (L)	PL pulse width, LOW	Waveform 4	6.0					6.0		ns
t <sub>W</sub> (L)	CP pulse width, LOW	Waveform 1	5.0					5.0		ns
t <sub>rec</sub>	Recovery time, PL to CP	Waveform 5	6.0					6.0		ns


#### Preview

#### **AC WAVEFORMS**



#### Preview

#### **TEST CIRCUITS AND WAVEFORMS**



### FAST 54/74F192, 54/74F193

#### **COUNTERS**

#### Preview

# 'F192 — Synchronous Presettable BCD Decade Up/Down Counter 'F193 — Synchronous Presettable 4-Bit Binary Up/Down Counter

- Synchronous reversible
   4-bit binary counting
- Asynchronous parallel load
- Asynchronous reset (clear)
- Expandable without external logic

#### **DESCRIPTION**

The 'F192 and 'F193 are 4-bit synchronous up/down counters - the 'F192 counts in BCD mode and the 'F193 counts in the binary mode. Separate up/down clocks, CP<sub>II</sub> and CP<sub>D</sub> respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either Clock input. If the CPu clock is pulsed while CPD is held HIGH, the device will count up . . . if CPD is pulsed while CPU is held HIGH, the device will count down. Only one Clock input can be held HIGH at any time, or erroneous operation will result. The device can be cleared at any time by the asynchronous reset pin - it may also be loaded in parallel by activating the asynchronous parallel load pin.

Inside the device are four master-slave JK flip-flops with the necessary steering logic to provide the asynchronous reset, load, and synchronous count up and count down functions.

		,
TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
74F192	125MHz	30mA
74F193	125MHz	30mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F192N • N74F193N	
Plastic SO	N74F192D • N74F193D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54F/74F (U.L.) High/Low	LOAD VALUE High/Low
CPU	Count up clock input (active rising edge)	1.0/2.0	20μA/1.2mA
CPD	Count down clock input (active rising edge)	1.0/2.0	20μA/1.2mA
MR	Asynchronous master reset input (active high)	1.0/1.0	20μA/0.6mA
PL	Asynchronous parallel load input (active low)	1.0/1.0	20μA/0.6mA
$D_0 - D_3$	Parallel data inputs	1.0/1.0	20μA/0.6mA
$Q_0 - Q_3$	Flip-flop outputs	50/33	1.0mA/20mA
TCD	Terminal count down (borrow) output (active low)	50/33	1.0mA/20mA
TC <sub>U</sub>	Terminal count up (carry) output (active low)	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as: 20 µA in the HIGH state and 0.6 mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



#### Preview

Each flop-flop contains JK feedback from slave to master, such that a LOW-to-HIGH transition on the CP<sub>D</sub> input will decrease the count by one, while a similar transition on the CP<sub>II</sub> input will advance the count by one.


One clock should be held HIGH while counting with the other, because the circuit will either count by twos or not at all, depending on the state of the first flip-flop which cannot toggle as long as either Clock input is LOW.

Applications requiring reversible operation must make the reversing decision while the activating clock is HIGH to avoid erroneous counts.


The Terminal Count Up  $(\overline{TC}_U)$  and Terminal Count Down  $(\overline{TC}_D)$  outputs are normally HIGH. When the circuit has reached the maximum count state of 9 (for the 'F193 and 15 for the 'F193), the next HIGH-to-LOW transition of  $CP_U$  will cause  $\overline{TC}_U$  to go

LOW.  $\overline{TC}_U$  will stay LOW until  $CP_U$  goes HIGH again, duplicating the count up clock, although delayed by two gate delays. Likewise, the  $\overline{TC}_D$  output will go LOW when the circuit is in the zero state and the  $CP_D$  goes LOW. The  $\overline{TC}$  outputs can be used as the Clock input signals to the next higher order circuit in a multistage counter, since they duplicate the clock waveforms. Multistage counters will not

#### **LOGIC DIAGRAM, 'F192**



#### STATE DIAGRAM, 'F192



#### **MODE SELECT — FUNCTION TABLE, 'F192**

OPERATING		INPUTS						OUTPUTS						
MODE	MR	PL	CPu	CP <sub>D</sub>	Do	D <sub>1</sub>	$D_2$	$D_3$	Qo	Qı	$Q_2$	$Q_3$	TCυ	TC <sub>D</sub>
Reset (clear)	Ξ.	Х	Х	L	X	Х	Х	X	L	Ŀ	L	L	Н	L
	Н	Х	Х	Ι	Х	Х	Х	Х		L	L	L	Ŧ	Н
	٦	L	Х	٦	L	L	L	L	L	L	L	L	Н	L
Parallel load	L	L	X	н	L	L	L	L	L	L	L	L	H	н
rafallel load	L	L	L	X	Н	Х	Х	Н	}	Q <sub>n</sub> =	= D <sub>n</sub>		L	н
	L	L	н	Х	Н	Х	Х	Н		$Q_n =$	= Dn		Н	Н
Count up	L	Н	1	Н	Х	Х	Х	Х	Count up		H <sup>(a)</sup>	Н		
Count down	L	Η	Н	t	Х	Х	Х	Х	Count down		Н	H <sub>(p)</sub>		

H = HIGH voltage level

L = LOW voltage level

X = Don't care

1 = LOW-to-HIGH clock transition

OTES

a.  $\overline{TC}_U = CP_U$  at terminal count up (HLLH).

b.  $\overline{TC}_D = CP_D$  at terminal count down (LLLL).

#### Preview


be fully synchronous, since there is a twogate delay time difference added for each stage that is added.

The counter may be preset by the asynchronous parallel load capability of the circuit. Information present on the parallel


Data inputs  $(D_0-D_3)$  is loaded into the counter and appears on the outputs regardless of the conditions of the Clock inputs when the Parallel Load  $(\overline{PL})$  input is LOW. A HIGH level on the Master Reset (MR) input will disable the parallel load gates, override both Clock inputs, and set

all Q outputs LOW. If one of the Clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

#### LOGIC DIAGRAM, 'F193



#### STATE DIAGRAM, 'F193



#### **MODE SELECT — FUNCTION TABLE, 'F193**

OPERATING	INPUTS							OUTPUTS						
MODE	MR	PL	CPu	CP <sub>D</sub>	Do	D <sub>1</sub>	$D_2$	$D_3$	Qo	Q1	$Q_2$	$Q_3$	TCυ	$\widehat{TC}_{\text{D}}$
Reset clear)	ΙΙ	X X	X	IL	X X	X	X X	X	L	L	L L	L	ΙΙ	Ir
Parallel load		L	X X L	L H X	LLT	LLHH	LLHH	LHH	LLH	L H H	L H H	L H H	ILTI	- I I I
Count up	L	Н	1	Н	Х	Х	Х	Х	Count up H(c)			Н		
Count down	L	Н	Н	t	Х	Х	Х	Х	Count down H			H <sup>(d)</sup>		

H = HIGH voltage level

L = LOW voltage level

X = Don't care

1 = LOW-to-HIGH clock transition.

NOTES

c.  $TC_U = CP_U$  at terminal count up (HHHH).

d. TC<sub>D</sub> = CP<sub>D</sub> at terminal count down (LLLL).

#### Preview

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

		I		54/74F19	3	54	193	74	193	[
PARAMETER		TEST CONDITIONS	V <sub>c</sub>	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$			$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		V <sub>CC</sub> om'I 50pF 500Ω	UNIT
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum count frequency	Waveform 1	100	125				90		MHz
t <sub>PLH</sub>	Propagation delay $CP_U$ or $CP_D$ to $\overline{TC}_U$	Waveform 1	4.0 3.5	7.0 6.0	9.0 8.0			4.0 3.5	10 9.0	ns
t <sub>PLH</sub>	Propagation delay CP <sub>U</sub> or CP <sub>D</sub> to Q <sub>n</sub>	Waveform 1	4.0 5.5	6.5 9.5	8.5 12.5			4.0 5.5	9.5 13.5	ns
t <sub>PLH</sub>	Propagation delay D <sub>n</sub> to Q <sub>n</sub>	Waveform 2	3.0 6.0	4.5 11	7.0 14.5			3.0 6.0	8.0 15.5	ns
t <sub>PLH</sub>	Propagation delay PL to Q <sub>n</sub>	Waveform 2	5.0 5.5	8.5 10	11 13			5.0 5.5	12 14	ns
t <sub>PHL</sub>	Propagation delay MR to Q <sub>n</sub>	Waveform 3	6.5	11	14.5			6.5	15.5	ns
t <sub>PLH</sub>	Propagation delay MR to TC <sub>U</sub>	Waveform 3	6.0	10.5	13.5			6.0	14.5	ns
t <sub>PHL</sub>	Propagation delay MR to TC <sub>D</sub>	Waveform 3	6.0	10.5	13.5			6.0	14.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay PL to TC <sub>U</sub> or TC <sub>D</sub>	Waveform 2	7.0 7.0	12 11.5	15.5 14.5			7.0 7.0	16.5 15.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay D <sub>n</sub> to TC <sub>U</sub> or TC <sub>D</sub>	Waveform 2	7.0 6.5	11.5 11	14.5 14			7.0 6.5	15.5 15	ns

NOTE


Subtract 0.2ns from minimum values for SO package.

#### **AC SETUP REQUIREMENTS**


PARAMETER				54/74F		5	4F	74	4F	
		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Com'I $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW $D_n$ to $\overline{PL}$	Waveform 4	6.0 6.0					6.0 6.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW D <sub>n</sub> to PL	Waveform 4	4.0 4.0					4.0 4.0		ns
t <sub>W</sub> (L)	PL pulse width LOW	Waveform 2	6.0					6.0		ns
t <sub>W</sub> (L)	CP <sub>U</sub> or CP <sub>D</sub> pulse width LOW	Waveform 1	5.0					5.0		ns
t <sub>W</sub> (L)	CP <sub>U</sub> or CP <sub>D</sub> pulse width LOW (change of direction)	Waveform 1	10					10		ns
t <sub>W</sub> (H)	MR pulse width HIGH	Waveform 3	6.0					6.0		ns
t <sub>rec</sub>	Recovery time PL to CP <sub>U</sub> or CP <sub>D</sub>	Waveform 2	6.0					6.0		ns
t <sub>rec</sub>	Recovery time MR to CP <sub>U</sub> or CP <sub>D</sub>	Waveform 3	4.0					4.0		ns

#### Preview

#### FUNCTIONAL WAVEFORMS (Typical clear, load, and count sequences)



#### FUNCTIONAL WAVEFORMS (Typical clear, load, and count sequences)



#### Preview

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
VIN	Input voltage	-0.5 to +7.0	-0.5 to +7.0	V
IIN	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
lout	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			UNIT			
	PANAMETER		Min		Max	וואט	
	Complex voltage	Mil	4.5	5.0	5.5	V	
$v_{cc}$	Supply voltage	Com'l	4.75	5.0	5.25	V	
V <sub>IH</sub>	HIGH-level input voltage		2.0			V	
V <sub>IL</sub>	LOW-level input voltage				0.8	V	
I <sub>IK</sub>	Input clamp current				- 18	mA	
I <sub>OH</sub>	HIGH-level output current				-1	mA	
IOL	LOW-level output current				20	mA	
_		Mil	- 55		125	°C	
TA	Operating free-air temperature	Com'l	0		70	°C	

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER	TEST CONDIT	TEST CONDITONS <sup>1</sup>				54/74F192, 'F193			
	FANAMETEN	TEST CONDIT	TEST CONDITIONS			Typ <sup>2</sup>	Max	UNIT		
V	HIGH level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OH</sub>	$V_{CC} = MIN, V_{II} = MAX, I_{OH} = MAX,$			3.4		٧		
V <sub>OH</sub>	V <sub>OH</sub> HIGH-level output voltage	$V_{IH} = MIN$		Com'l	2.7	3.4		٧		
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN$ , $V_{IH} = MIN$ , $V_{IL} = MAX$ , $I_{OL} = MAX$				0.35	0.5	٧		
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				- 0.73	- 1.2	٧		
I <sub>1</sub>	Input current at maximum input voltage	$V_{CC} = MAX, V_I = 7.0V$				5	100	μΑ		
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_I$	= 2.7V			1	20	μΑ		
	LOW-level input current	V MAY V 05V	CP <sub>U</sub> ,	, CP <sub>D</sub>			- 1.2	mA		
11L	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$	Other	Other inputs		- 0.4	- 0.6	mA		
Ios	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX			- 60	- 80	- 150	mA		
I <sub>CC</sub>	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MA	Х			30	45	mA		


#### NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.


  3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.
- 4. Measure I<sub>CC</sub> with parallel load and Master Reset inputs grounded, all other inputs at 4.5V and all outputs open.

#### Preview

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



- · Shift left and shift right capability
- Synchronous parallel and serial data transfers
- Easily expanded for both serial and parallel operation
- Asynchronous Master Reset
- Hold (do nothing) mode

#### DESCRIPTION

The functional characteristics of the 'F194 4-Bit Bidirectional Shift Register are indicated in the Logic Diagram and Function Table. The register is fully synchronous, with all operations taking place in less than 9ns (typical) for 54/74F, making the device especially useful for implementing very high speed CPUs, or for memory buffer registers.

The 'F194 design has special logic features which increase the range of application. The synchronous operation of the device is determined by two Mode Select inputs, So and S1. As shown in the Mode Select Table, data can be entered and shifted from left to right (shift right, Q0- $Q_1$ , etc.), or right to left (shift left,  $Q_3 \rightarrow Q_2$ , etc.), or parallel data can be entered, loading all 4 bits of the register simultaneously. When both So and St are LOW, existing data is retained in a hold (do nothing) mode. The first and last stages provide D-type Serial Data inputs (Dsg. Dsi) to allow multistage shift right or shift left data transfers without interfering with parallel load operation.

## 4-Bit Bidirectional Universal Shift Register

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F194	150MHz	33mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES $V_{CC} = 5V \pm 5\%$ ; $T_A = 0^{\circ}C$ to +70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F194N	
Plastic SO	N74F194D	
Ceramic DIP		S54F194F
Ceramic LLCC		S54F194G

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
D <sub>0</sub> -D <sub>3</sub>	Parallel Data Inputs	1.0/1.0	20μA/0.6mA
S <sub>0</sub> , S <sub>1</sub>	Mode Control Inputs	1.0/1.0	20μA/0.6mA
D <sub>SR</sub>	Serial Data Input (Shift Right)	1.0/1.0	20μA/0.6mA
D <sub>SL</sub>	Serial Data Input (Shift Left)	1.0/1.0	20μA0.6mA
C <sub>P</sub>	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20μA/0.6mA
MR	Asynchronous Master Reset (Active LOW)	1.0/1.0	20μA/0.6mA
$Q_0-Q_3$	Parallel Outputs	50/33	1.0mA/20mA

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

Mode Select and Data inputs on the 'F194 are edge-triggered, responding only to the LOW-to-HIGH transition of the Clock (CP). Therefore, the only timing restriction is that the Mode Control and selected Data inputs must be stable one setup time prior to the positive transition of the clock pulse. Signals on the Select, Parallel Data (D<sub>0</sub>-D<sub>3</sub>) and Serial Data (D<sub>SR</sub>, D<sub>SL</sub>) inputs can change when the clock is in either state, provided only the recommended


setup and hold times, with respect to the clock rising edge, are observed.

The four Parallel Data inputs (D0-D3) are D-type inputs. Data appearing on D<sub>0</sub>-D<sub>3</sub> inputs when So and St are HIGH is transferred to the Q<sub>0</sub>-Q<sub>3</sub> outputs respectively, following the next LOW-to-HIGH transition of the clock. When LOW, the asynchronous Master Reset (MR) overrides all other input conditions and forces the Q outputs LOW.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



#### SHIFT REGISTER

#### MODE SELECT—FUNCTION TABLE

OPERATING MODE	INPUTS						OUTPUTS				
OFERATING MODE	СР	MR	S <sub>1</sub>	So	D <sub>SR</sub>	D <sub>SL</sub>	D <sub>n</sub>	Qo	Q <sub>1</sub>	Q2	$Q_3$
Reset (clear)	X	L	Х	Х	Х	Х	Х	L	L	L	L
Hold (do nothing)	Х	Н	1	ı	Х	Х	Х	$q_0$	$q_1$	$q_2$	$q_3$
Shift Left	1	Н	h h	1	X	. l h	X	q <sub>1</sub> q <sub>1</sub>	q <sub>2</sub> q <sub>2</sub>	q <sub>3</sub> q <sub>3</sub>	Н
Shift Right	1	H	1	h h	l h	X	X	L	q <sub>0</sub> q <sub>0</sub>	q <sub>1</sub> q <sub>1</sub>	$q_2$
Parallel Load	1	Н	h	h	Х	Х	d <sub>n</sub>	d <sub>0</sub>	d <sub>1</sub>	d <sub>2</sub>	d <sub>3</sub>

H ≈HIGH voltage level

h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.

L =LOW voltage level.


F = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.

 $d_n(q_n) =$  Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH clock transition.

X = Don't care.


1 =LOW-to-HIGH clock transition.

TYPICAL CLEAR, LOAD, RIGHT-SHIFT, LEFT-SHIFT, INHIBIT AND CLEAR SEQUENCES



#### LOGIC DIAGRAM

**SHIFT REGISTER** 



**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>out</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
l <sub>out</sub>	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	DADAMETED		T			
	PARAMETER			Nom	Max	TINU
v <sub>cc</sub>	Supply voltage	Mil	4.5	5.0	5.5	V
		Com'l	4.75	5.0	5.25	V
VIH	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				<b>– 18</b>	mA
Гон	HIGH-level output current				1	mA
IOL	LOW-level output current				20	mA
т	Operating free-air temperature	Mil	- 55		125	°C
TA		Com'l	0		70	°C

# SHIFT REGISTER

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEST SOME	TEST CONDITIONS <sup>1</sup>					UNIT
	PARAMETER	TEST CONL						UNII
V <sub>OH</sub>	HIGH-level output voltage <sup>3</sup>	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX	L - MAY	Mil	2.5	3.4		٧
<b>∨</b> он	That Hevel output voltage	V <sub>IH</sub> = MIN	I <sub>OH</sub> = MAX	Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				- 0.73	- 1.2	٧
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, \	$I_{i} = +7.0V$			5	100	μA
l <sub>iH</sub>	HIGH-level input current	$V_{CC} = MAX,$	$V_1 = 2.7V$			1	20	μΑ
IIL	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$				- 0.4	- 0.6	mA
Ios	Short-circuit output current <sup>4</sup>	$V_{CC} = MAX, V_O = 0.0V$				- 90	- 150	mA
Icc	Supply current <sup>5</sup> (total)	V <sub>CC</sub> = MAX				33	46	mA

#### NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
   Output HIGH state will change to LOW state if an external voltage of less than 0.0V is applied.
- 4. Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.
- 5. With all outputs open, D<sub>1</sub> inputs grounded and 4.5V applied to S<sub>0</sub>, S<sub>1</sub>, MR and the serial inputs, I<sub>CC</sub> is tested with a momentary ground, then 4.5V applied to CP.

#### AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

PARAMETER		ETER TEST CONDITIONS		$54/74F$ $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500Ω$			$\begin{array}{c} 54F \\ T_A, \\ V_{CC} = Mil \\ C_L = 50pF \\ R_L = 500\Omega \end{array}$		$74F$ $T_{A},$ $V_{CC} = Com'l$ $C_{L} = 50pF$ $R_{L} = 500\Omega$	
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	105	150		90		90		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Clock to output	Waveform 1	3.5 3.5	5.2 5.5	7.0 7.0	3.0 3.0	9.8 8.5	3.5 3.5	8.0 8.0	ns
t <sub>PHL</sub>	Propagation delay MR to output	Waveform 2	4.5	8.6	12	4.5	14.5	4.5	14	ns

#### NOTE


Subtract 0.2ns from minimum values for SO package.

## **AC SETUP REQUIREMENTS**

SHIFT REGISTER


				54/74F		54	IF.	74	F	
	PARAMETER	TEST CONDITIONS	v	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A$ , $V_{CC} = Mil$ $C_L = 50pF$ $R_L = 500\Omega$		A, Com'l 50pF 500Ω	UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>w</sub> (H)	Clock pulse width HIGH	Waveform 1	5.0			5.5		5.5		ns
t <sub>w</sub> (L)	MR pulse width, LOW	Waveform 2	5.0			5.0		5.0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, D <sub>0</sub> -D <sub>3</sub> to clock, D <sub>SR</sub> , D <sub>SL</sub> to clock	Waveform 3	4.0 4.0			4.0 4.0		4.0 4.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW, D <sub>0</sub> -D <sub>3</sub> to clock, DSR, DSL to clock	Waveform 3	0			1.0 1.0		1.0 1.0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW, Sn to clock	Waveform 4	8.0 8.0			9.5 8.0		9.0 8.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW, Sn to clock	Waveform 4	0			0 0		0 0		ns
t <sub>rec</sub>	Recovery time, MR to clock	Waveform 2	7.0			9.0		8.0		ns

#### **AC WAVEFORMS**



## **TEST CIRCUITS AND WAVEFORMS**

# TEST CIRCUIT FOR TOTEM-POLE OUTPUTS




#### **DEFINITIONS**

 $R_L = Load$  resistor to GND; see AC CHARACTERISTICS for value.

CL = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



FARMIN	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>t</sup> TLH	tTHL				
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns				

# Preliminary

- High Impedance NPN base Inputs for reduced loading (20μA in LOW and HIGH states)
- Shift right and parallel load capability
- J-K (D) inputs to first stage
- Complement output from last stage
- Asynchronous Master Reset

#### **DESCRIPTION**

The functional characteristics of the 'F195 4-Bit Parallel Access Shift Register are indicated in the Logic Diagram and Function Table. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial-to-parallel, or parallel-to-serial data transfers at very high speeds.

The 'F195 operates on two primary modes: shift right  $(Q_0 \rightarrow Q_1)$  and parallel load, which are controlled by the state of the Parallel Enable  $(\overline{PE})$  input. Serial data enters the first flip-flop  $(Q_0)$  via the J and  $\overline{K}$  inputs when the  $\overline{PE}$  input is HIGH, and is shifted 1 bit in the direction  $Q_0 \rightarrow Q_1 \rightarrow Q_2 \rightarrow Q_3$  following each LOW-to-HIGH clock transition. The J and  $\overline{K}$  inputs provide the flexibility of the JK type input for special applications and, by tying the two pins together, the simple D type input for general applications. The device appears as

# **4-Bit Parallel Access Shift Register**

TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT
74F195	150 MHz	

## **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = ~55°C to + 125°C
Plastic DIP	N74F195N	
Plastic SO	N74F195D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

# INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PÌNS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
CP	Clock Pulse Input (Active Rising Edge)	1.0/.033	20μΑ/20μΑ
D <sub>0</sub> -D <sub>3</sub>	Parallel Data Inputs	1.0/.033	20μΑ/20μΑ
PE	Parallel Enable Input	1.0/.033	20μΑ/20μΑ
MR	Asynchronous Master Reset	1.0/.033	20μΑ/20μΑ
J, K	J-K or D Type Serial Inputs	1.0/.033	20μΑ/20μΑ
$Q_0-Q_3, \overline{Q}_3$	Outputs	50/33	1.0 mA/20 mA

NOTE

One (1.0) FAST Unit Load is defined as: 20 µA in the HIGH state and 0.6 mA in the LOW state.


four common clocked D flip-flops when the  $\overline{PE}$  input is LOW. After the LOW-to-HIGH clock transition, data on the parallel inputs  $(D_0-D_3)$  is transferred to the respective  $Q_0-Q_3$  outputs. Shift left operation  $(Q_3-Q_2)$  can be achieved by tying the  $Q_n$  outputs to the  $D_{n-1}$  inputs and holding the  $\overline{PE}$  input low.

All parallel and serial data transfers are synchronous, occuring after each LOW-to-


HIGH clock transition. The 'F195 utilizes edge-triggering, therefore, there is no restriction on the activity of the J,  $\overline{K}$ ,  $D_n$ , and  $\overline{PE}$  inputs for logic operation, other than the setup and release time requirements.

A LOW on the asynchronous Master Reset  $(\overline{MR})$  input sets all Q outputs LOW, independent of any other input condition.


#### PIN CONFIGURATION



## LOGIC SYMBOL



## LOGIC SYMBOL (IEEE/IEC)




5

# SHIFT REGISTER

# Preliminary

# LOGIC DIAGRAM



## MODE SELECT—FUNCTION TABLE

0050471110 140050	INPUTS					OUTPUTS					
OPERATING MODES	MR	СР	PE	J	K	D <sub>n</sub>	Qo	· Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	$\overline{Q}_3$
Asynchronous Reset	L	Х	Х	Х	Х	Х	L	L	L	L	Н
Shift, Set First Stage	Н	1	h	h	h	Х	Н	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	$\overline{q}_2$
Shift, Reset First Stage	н	l t	h	1	1	X	L	qo	q <sub>1</sub>	q <sub>2</sub>	$\bar{q}_2$
Shift, Toggle First Stage	Н	l t	h	h	1	X	$\overline{q}_0$	q <sub>0</sub>	q <sub>1</sub>	$q_2$	$\overline{q}_2$
Shift, Retain First Stage	Н	t	h	1	h	X	q <sub>0</sub>	q <sub>0</sub>	q <sub>1</sub>	$q_2$	$\overline{q}_2$
Parallel Load	Н	t	1	Х	Х	d <sub>n</sub>	d <sub>0</sub>	d <sub>1</sub>	d <sub>2</sub>	d <sub>3</sub>	$\overline{d}_3$

H = HIGH voltage level.

# **ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	-0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

L = LOW voltage level.

X = Don't care.

I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.

h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.

dn (qn) = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH clock transition.

<sup>1 =</sup> LOW-to-HIGH clock transition.

# SHIFT REGISTER

# FAST 54/74F195

# Preliminary

## RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F		
	PARAMETER		Min	Nom	Max	UNIT
	Supply voltage	Mil	4.5	5.0	5.5	V
V <sub>cc</sub>	Supply Voltage	Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
VIL	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				- 18	mA
I <sub>OH</sub>	HIGH-level output current				-1	mA
l <sub>OL</sub>	LOW-level output current				20	mA
	Operating free air temperature	Mil	<b>–</b> 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEST COL	UDITIONS!			54/74F19	5	UNIT
	PARAMETER	I EST COF	TEST CONDITIONS <sup>1</sup>					UNII
.,	HIGH-level output voltage	$V_{CC} = MIN, V_{IL} = MAX,$	, MAY	Mil	2.5	3.4		٧
V <sub>OH</sub>	V <sub>IH</sub> = MI		I <sub>OH</sub> = MAX	Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{I}$		0.35	0.5	٧		
VIK	Input clamp voltage	V <sub>CC</sub> = MI		- 0.73	- 1.2	٧		
l <sub>i</sub>	Input clamp current at maximum input voltage	$V_{CC} = MAX$			1.0	mA		
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = MAX	X, V <sub>I</sub> = 2.7V				20	μΑ
1 <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_i = 0.5V$					- 20	μΑ
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX				- 90	- 150	mA
I <sub>cc</sub>	Power supply current <sup>4</sup>	$V_{CC} = MAX$						mA

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

tary ground, followed by 4.5V to clock.

<sup>2.</sup> All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

With all outputs open, PE grounded, and 4.5V applied to the J, K, and Data inputs, ICC is measured by applying a momentary ground, followed by 4.5V to MR, and then a momentary ground, followed by 4.5V to MR.

# Preliminary

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

				54/74F		5-	4F	7-	4F	ļ
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A$ , $V_{CC} = Mil$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC} = Com'I$ $C_L = pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	7
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	105	150		90		90		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Clock to output	Waveform 1	3.5 3.5	5.2 5.5	7.0 7.0	3.0 3.0	8.5 8.5	3.5 3.5	8.0 8.0	ns
t <sub>PHL</sub>	Propagation delay MR to output	Waveform 2	4.5	8.6	12	4.5	14.5	4.5	14	ns

NOTE


Subtract 0.2ns from minimum values for SO package.

# **AC SETUP REQUIREMENTS**


				54/74F		54	F	74	F	
	PARAMETER TEST CONDITIONS		$T_A = +25$ °C $V_{CC} = +5.0$ V $C_L = 50$ pF $R_L = 500\Omega$			$T_A$ , $V_{CC} = MiI$ $C_L = 50pF$ $R_L = 500\Omega$		$T_{A},$ $V_{CC} = Com'I$ $C_{L} = pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>w</sub>	Clock pulse width HIGH	Waveform 1	5.0			5.5		5.5		ns
t <sub>w</sub>	Master Reset pulse width LOW	Waveform 2	5.0			5.0		5.0		ns
t <sub>s</sub>	Setup time, J, $\overline{K}$ and Data to Clock	Waveform 3	4.0			4.0		4.0		ns
t <sub>h</sub>	Hold time, J, $\overline{K}$ and Data to Clock	Waveform 3	0			1.0		1.0		ns
t <sub>s</sub>	Setup time, PE to CP	Waveform 4	8.0			8.0		8.0		ns
T <sub>h</sub>	Hold time, PE to CP	Waveform 4	0			0		0		ns
t <sub>rec</sub>	Recovery time, MR to CP	Waveform 2	7.0			9.0		8.0		ns

# **SHIFT REGISTER**

# Preliminary



#### **TEST CIRCUITS AND WAVEFORMS**



# FAST 54/74F240, 54/74F241

# **BUFFERS**

- Octal bus interface
- 3-State buffer outputs sink 64mA
- 15mA source current

# DESCRIPTION

The 'F240 and 'F241 are octal buffers that are ideal for driving bus lines or buffer memory address registers. The outputs are all capable of sinking 64mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The device features two Output Enables, OE, each controlling four of the 3-state outputs.

# **FUNCTION TABLE, 'F240**

	INP	OUT	PUTS		
ŌĒa	la	ŌĒb	l <sub>b</sub>	Ῡa	₹ <sub>b</sub>
L	L	L	L	Н	Н
L	н	L	н	L	L
Н	Х	Н	Х	(Z)	(Z)

#### **FUNCTION TABLE, 'F241**

	INP	OUTI	PUTS		
ŌĒa	la	OE <sub>b</sub>	Ι <sub>b</sub>	Ya	Yb
L	L	Н	L	L	L
L	Н	Н	Н	Н	Н
Н	Х	L	Х	(Z)	(Z)

- H = HIGH voltage level
- L = LOW voltage level
- X = Don't care
- (Z) = HIGH impedance (off) state

# 'F240 Octal Inverter Buffer (3-State) 'F241 Octal Buffer (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F240	4.3ns	37mA
74F241	5.0ns	53mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C			
Plastic DIP	N74F240N • N74F241N				
Plastic SO	N74F240D • N74F241D				
Ceramic DIP		S54F240F • S54F241F			
Ceramic LLCC		S54F240G • S54F241G			

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low	
$\overline{OE}_{a},\overline{OE}_{b}$ 3-State Output Enable Input (Active LOW)		1.0/1.67	20μA/1.0mA	
OE <sub>b</sub>	3-State Output Enable Input (Active HIGH)	1.0/1.67	20μA/1.0mA	
I <sub>a0</sub> -I <sub>a3</sub> , I <sub>b0</sub> -I <sub>b3</sub>	Data Inputs ('F240)	1.0/1.67	20μA1.0mA	
I <sub>a0</sub> -I <sub>a3</sub> , I <sub>b0</sub> -I <sub>b3</sub>	Data Inputs ('F241)	1.0/2.67	20μA/1.6mA	
$\overline{Y}_a$ , $\overline{Y}_b$ ('F240) $Y_a$ , $Y_b$ ('F241)	Data Outputs (Commercial)	150/106.7	3mA/64mA	
Y <sub>a</sub> , Y <sub>b</sub> ('F240) Y <sub>a</sub> , Y <sub>b</sub> ('F241)	Data Outputs (Military)	150/80	3mA/48mA	


NOTE

One (1.0) FAST unit load is defined as:  $20\mu\text{A}$  in the HIGH state and 0.6mA in the LOW state.


# PIN CONFIGURATION



#### LOGIC SYMBOL



## LOGIC SYMBOL (IEEE/IEC)



# **BUFFERS**

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
ViN	Input voltage	-0.5 to +7.0	-0.5 to +5.5	V
I <sub>IN</sub>	Input current	-30 to +5	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	-0.5 to +5.5	-0.5 to +5.5	V
lout	Current applied to output in LOW output state	96	128	mA
T <sub>A</sub>	Operating free-air temperature range	-55 to +125	0 to 70	°C

# **RECOMMENDED OPERATING CONDITIONS**

	DADAMETED			54/74F		
	PARAMETER		Min	Nom	Max	UNIT
V <sub>CC</sub>	Supply voltage	Mil	4.5	5.0	5.5	٧
▼ CC	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				- 18	mA
I <sub>OH</sub>	HIGH-level output current	Mil			- 12	mA
'ОН	marriever output outroite	Com'l			- 15	mA
la.	LOW-level output current	Mil			48	mA
OL	2011 lovel output outrent	Com'l			64	mA
TA	Operating free-air temperature	Mil	<b>–</b> 55		125	°C
' A	oporating not an temperature	Com'l	0		70	°C

5

# **BUFFERS**

# DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TEST	TEST CONDITIONS <sup>1</sup>			54	/74F240, 2	41	UNIT		
	PARAMETER	1531	CONDITION	45		Min	Typ <sup>2</sup>	Max	UNII		
		V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN	$V_{CC} = MIN, V_{IH} = MIN, I_{OH} = -12mA$ Mil			2.0			٧		
l .,	HICH level autout valtage	$V_{IL} = 0.5V$	I <sub>OH</sub> =	– 15mA	Com'l	2.0			٧		
V <sub>OH</sub>	HIGH-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN	, ,	2	Mil	2.4	3.4		٧		
	*	$V_{IL} = MAX$	loH=	– 3mA	Com'l	2.7	3.4		٧		
VOI	LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN	i, l <sub>oL</sub> =	48mA	Mil		0.35	0.5	٧		
VOL		V <sub>IL</sub> = MAX	I <sub>OL</sub> =	64mA	Com'l		0.35	0.5	٧		
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> :	$= MIN, I_1 = I_1$	к			- 0.73	- 1.2	ν		
l <sub>i</sub>	Input current at maximum input voltage	V <sub>CC</sub> = N	$V_{CC} = MAX, V_I = +7.0V$				5	100	μΑ		
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> =	$MAX, V_1 = 2$	.7V			1	20	μА		
			'F240	) All Inp	outs		- 0.6	- 1.0	mA		
I <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$	'F24	1 $\overline{OE}_a$ , C	)E <sub>b</sub>		- 0.6	- 1.0	mA		
			'F24	1 l <sub>a0</sub> -l <sub>a3</sub>	, l <sub>b0</sub> -l <sub>b3</sub>		0.6	- 1.6	mA		
I <sub>OZH</sub>	Off-state output current, HIGH-level voltage applied	V <sub>CC</sub> = MAX, \	/ <sub>IH</sub> = MIN, V <sub>o</sub>	<sub>DUT</sub> = 2.4V	,		2	50	μΑ		
lozL	Off-state output current, LOW-level voltage applied	V <sub>CC</sub> = MAX, \	/ <sub>IH</sub> = MIN, V <sub>o</sub>	<sub>DUT</sub> = 0.5V	,		- 2	- 50	μА		
los	Short-circuit output current <sup>3</sup>	V <sub>cc</sub> =1	MAX, V <sub>O</sub> = 0	.0V		- 100	- 150	- 225	mA		
					Гссн		19	29	mA		
			'F240 I <sub>CCL</sub>		Iccl		50	75	mA		
	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX			Iccz		42	63	mA		
Icc	Supply Culterit (total)	ACC = IAIV			Гссн		40	60	mA		
					'F241		Iccl		60	90	mA
	*				Iccz		60	90	mA		

#### NOTES

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

Not more than one output should be shorted at a time. For testing los, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.

<sup>4.</sup> ICC is measured with outputs open.

# **BUFFERS**


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

	1		54/74F		5	4F	74	4F	
PARAMETER	T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 500F B = 5000		V <sub>CC</sub>	 = Mil 50pF 500Ω	V <sub>CC</sub> =	A, Com'l 50pF 500Ω	UNIT		
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> Propagation delay t <sub>PHL</sub> Data to Output ('F240)	Waveform 1	3.0 2.0	4.5 3.0	6.5 4.5	3.0 1.5	9.0 5.5	3.0 2.0	7.5 5.0	ns
t <sub>PZH</sub> Output Enable Time ('F240)	Waveform 2 Waveform 3	3.0 4.5	5.0 6.5	7.5 8.5	2.0 4.0	9.5 10.5	3.0 4.0	4.0 10.0	ns
t <sub>PHZ</sub> Output Disable Time ('F240)	Waveform 2 Waveform 3	3.0 3.0	5.5 5.0	7.0 7.0	2.5 2.5	8.0 8.5	3.0 3.0	7.5 7.5	ns
t <sub>PLH</sub> Propagation Delay t <sub>PHL</sub> Data to Output ('F241)	Waveform 2	2.5 2.5	4.0 4.0	5.2 5.2	2.5 2.5	6.5 7.0	2.5 2.5	6.2 6.5	ns
t <sub>PZH</sub> Output Enable Time t <sub>PZL</sub> ('F241)	Waveform 2 Waveform 3	2.0 2.0	4.0 5.0	5.7 7.0	2.0 2.0	7.0 8.5	2.0 2.0	6.7 8.0	ns
t <sub>PHZ</sub> Output Disable Time t <sub>PLZ</sub> ('F241)	Waveform 2 Waveform 3	2.0 2.0	4.0 4.0	6.0 6.0	2.0 2.0	7.0 7.5	2.0 2.0	7.0 7.0	ns

NOTE


Subtract 0.2ns from minimum values for SO package.

# **AC WAVEFORMS**



5

## **TEST CIRCUITS AND WAVEFORMS**



# tPZL All other

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

 $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

closed open

 $\ensuremath{\mbox{R}_{T}} = \ensuremath{\mbox{Termination}}$  resistance should be equal to  $\ensuremath{\mbox{Z}_{OUT}}$  of pulse generators.

		INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>t</sup> TLH	†THL				
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns				

 $V_{M} = 1.5V$ 

# 'F242 Quad Transceiver, Inverting (3-State) 'F243 Quad Transceiver (3-State)

## **FUNCTION TABLE, 'F242**

INP	UTS	INPUT/OUTPUT				
OE <sub>A</sub> OE <sub>B</sub>		An	B <sub>n</sub>			
L	L	INPUT	$B = \overline{A}$			
н	L	(Z)	(Z)			
L	Н	(a)_	(a)			
Н	н	$A = \overline{B}$	INPUT			

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F242	4.3ns	31.2mA
74F243	4.0ns	66mA

## **FUNCTION TABLE, 'F243**

INP	INPUTS		DUTPUT
ŌĒA	OEB	A <sub>n</sub>	B <sub>n</sub>
L	L	INPUT	B = A
Н	L	(Z)	(Z)
L	Н	(a)	(a)
Н	Н	A≃B	INPUT

- H = HIGH voltage level
- L = LOW voltage level
- (Z) = HIGH impedance (off) state
- (a) = This condition is not allowed due to excessive currents.

#### ORDERING CODE

ONDENING CODE								
PACKAGES	COMMERCIAL RANGES $V_{CC} = 5V \pm 5\%; T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C						
Plastic DIP	N74F242N • N74F243N							
Plastic SO	N74F242D • N74F243D							
Ceramic DIP								
Ceramic LLCC								

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS DESCRIPTION		54/74F (U.L.) High/Low	LOAD VALUE High/Low
ŌĒA	Enable Input (Active LOW)	1.0/1.67	20μA/1mA
OEB	Enable Input (Active HIGH)	1.0/1.67	20μA/1mA
A <sub>n</sub> , B <sub>n</sub>	Inputs ('F242)	3.5/1.67	70μA/1mA
A <sub>n</sub> , B <sub>n</sub> Inputs ('F243)		3.5/2.67	70μA/1.6mA
A <sub>n</sub> , B <sub>n</sub> Outputs (Commercial)		150/106.7	3mA/64mA
A <sub>n</sub> , B <sub>n</sub>	Outputs (Military)	150/80	3mA/48mA


NOTE

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


## PIN CONFIGURATION



#### LOGIC SYMBOL



# LOGIC SYMBOL (IEEE/IEC)



5

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	V
I <sub>OUT</sub>	Current applied to output in LOW output state	128	128	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

# RECOMMENDED OPERATING CONDITIONS

	DADAMETED		,	, 54/74F				
PARAMETER			Min	Nom	Max	UNIT		
V <sub>CC</sub>	Supply voltage	Mil	4.5	5.0	5.5	٧		
•66	Supply voltage	Com'l	4.75	5.0	5.25	٧		
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧		
V <sub>IL</sub>	LOW-level input voltage				0.8	٧		
I <sub>IK</sub>	Input clamp current				- 18	mA		
Іон	HIGH-level output current	Mil			- 12	mA		
юн	Therriever output current	Com'l			<b>– 15</b>	mA		
1	LOW-level output current	Mil			48	mA		
I <sub>OL</sub> LOW-level output current		Com'l			64	mA		
TA	Operating free-air temperature	Mil	- 55		125	ô		
'A	Operating nee-an temperature	Com'l	0		70	°C		

# **TRANSCEIVERS**

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER TEST CONDITIONS <sup>1</sup>						741	242, 74	243	HAUT		
	PARAMETER	TEST CONDITIONS				Min	Typ <sup>2</sup>	Max	UNIT			
		$V_{CC} = MIN, V_{IH} = MIN, V_{II} = 0.5V, I_{OH} = MAX$			V MIN V MIN V 05V	2.0			٧			
v	HIGH-level output voltage	V <sub>CC</sub> = MIIN,	v <sub>IH</sub> =	: IVIIIN, V	V <sub>IL</sub> = 0.5	v, <sub>10H</sub> =	WAX	Com'l	2.0			٧
V <sub>OH</sub>	midn-level output voltage	V <sub>CC</sub> = MIN, V		MINI V	- 144	/ I _	2m 1	Mil	2.4	3.4		V
		V <sub>CC</sub> = WIII, V	IH = I	viiiv, v <sub>i</sub>	L = MA	·, юн=	- 3111A	Com'l	2.7	3.4		V
Vol	LOW-level output voltage	V <sub>CC</sub> = MIN, V	1	MIN V	. – MA	loL=	= 48mA	Mil	ļ	0.35	0.5	٧
VOL	LOVV-level output voltage	V CC = 141114, V	IH - '	VIIIN, V	L -  V  //	I <sub>OL</sub> =	= 64mA	Com'l		0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage			V <sub>CC</sub> = 1	MIN, I <sub>1</sub> =	: I <sub>IK</sub>				- 0.73	- 1.2	٧
lozh	Off-state output current,	V <sub>CC</sub> = M	ΑΧ. \	/ = M	IN		V <sub>0</sub> =			1	70	μΑ
·02h	HIGH-level voltage applied			· In · · ·			$V_0 = $	5.5V	ļ		100	μΑ
I <sub>OZL</sub>	Off-state output current, LOW-level voltage applied	V <sub>CC</sub> = M	AX, ۷	/ <sub>IH</sub> = M	IN, V <sub>O</sub> =	= 0.4V				- 1.0	1.6	mA
ı	Input current at maximum	V <sub>CC</sub> = MA	, L	$V_1 = 5$	5.5V	Α,	B input	3		0.1	1.0	mA
l <sub>1</sub>	input voltage	V <sub>CC</sub> = MA	[	$V_i = 7$	7.0V	ŌĒ <sub>A</sub> , OE <sub>B</sub> inputs			5	100	μA	
I <sub>IH</sub>	HIGH-level input current		٧	cc = M	AX, V <sub>I</sub> =	2.7V				1	70	μA
					ŌĒ		puts = V <sub>IL</sub> = N	1AX		- 1.2	- 1.6	mA
l <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> = MAX	$V_{CC} = MAX$ $V_1 = 0$ .		ŌĒ		puts = V <sub>IH</sub> = I	MIN		- 1.2	- 1.6	mA
			V <sub>i</sub> =	= 0.5V	(	DE <sub>A</sub> , OE	B input	S		- 0.6	- 1.0	mA
los	Short-circuit output current3		٧	cc = M	AX, Vo=	= 0.0V			- 100	- 150	- 225	mA
				I <sub>CCH</sub>	Outpo	its HIG	Н			22.1	35	mA
				ICCL	Outp	its LOV	V 'F	242		39.4	55	mA
1	Supply current <sup>4</sup> (total)	V44A	,	Iccz	Outp	its OFF				32.0	45	mA
Icc	Supply current (total)	V <sub>CC</sub> = MAX	`	Icch	Outpo	it HIGH				64	80	mA
				I <sub>CCL</sub>	Outpu	its LOV	V 'F	243		64	90	mA
				Iccz	Outp	its OFF	: ]			71	90	mA

#### NOTES

<sup>1.</sup> For conditions shown as MiN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
 Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.

<sup>4.</sup> ICC is measured with outputs open and transceivers enabled in one direction only, or with all transceivers disabled.

# **TRANSCEIVERS**


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

		,		54/74F			54F		74F	
PARAMETER		TEST CONDITIONS		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$			$T_A, V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		A, V <sub>CC</sub> Com'l = 50pF = 500Ω	UNIT
1			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation delay Data to output ('F242)	Waveform 1	3.0 2.0	4.5 3.0	6.5 4.5	3.0 1.5	9.0 5.0	3.0 2.0	7.5 4.5	·
t <sub>PZH</sub>	Output enable time ('F242)	Waveform 3	3.5 3.5	6.0 6.5	7.5 9.0	3.0 3.0	10.0 12.0	3.5 3.5	9.0 10.5	ns
t <sub>PHZ</sub>	Output disable time ('F242)	Waveform 3	4.0 3.5	7.0 6.0	9.0 9.5	4.0 3.0	11.0 13.5	4.0 3.5	9.5 11.0	ns
t <sub>PLH</sub>	Propagation delay Data to output ('F243)	Waveform 2	2.5 2.5	4.0 4.0	5.2 5.2	2.0 2.0	6.5 8.5	2.0 2.0	6.2 6.5	ns
t <sub>PZH</sub>	Output enable time ('F243)	Waveform 4	2.0 2.0	4.5 5.0	5.7 7.5	2.0 2.0	8.0 10.5	2.0 2.0	6.7 8.5	ns
t <sub>PHZ</sub>	Output disable time ('F243)	Waveform 4	2.0 2.0	4.0 4.5	6.0 6.0	2.0 2.0	7.5 8.5	2.0 2.0	7.0 7.0	ns

NOTE


Subtract 0.2ns from minimum values for SO package.

## **AC WAVEFORMS**



# **TRANSCEIVERS**

# **TEST CIRCUITS AND WAVEFORMS**




#### SWITCH POSITION

TEST	SWITCH
<sup>t</sup> PLZ	closed
<sup>t</sup> PZL	closed
All other	open

#### **DEFINITIONS**

- R<sub>1</sub> = Load resistor; see AC CHARACTERISTICS for value.
- C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



	INPUT PULSE REQUIREMENTS							INPUT PULSE REQUIREM			
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>t</sup> TLH	<sup>t</sup> THL						
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns						

5

# FAST 54/74F244

# **BUFFER**

# Octal Buffer (3-State)

- Octal bus interface
- 3-state buffer outputs sink 64mA
- 15mA source current

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)		
74F244	4.0ns	53mA		

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F244N	
Plastic SO	N74F244D	
Ceramic DIP		S54F244F
Ceramic LLCC		S54F244G

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

## DESCRIPTION

The 'F244 is an octal buffer that is ideal for driving bus lines or buffer memory address registers. The outputs are all capable of sinking 64mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The device features two Output Enables,  $\overline{OE}$ , each controlling four of the 3-state outputs.

# **FUNCTION TABLE**

	INPUTS			OUT	PUTS
ŌĒ,	la	ŌĒb	I <sub>b</sub>	Ya	Y <sub>b</sub>
L	L	L	L	L	L
L	H	L	н	н	н
Н	X	Н	×	(Z)	(Z)

H = HIGH voltage level

L = LOW voltage level

X = Don't care

(Z) = HIGH impedance (off) state


# INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
ŌĒa	3-State Output Enable Input (Active LOW)	1.0/1.67	20μA/1.0mA
ŌĒb	3-State Output Enable Input (Active LOW)	1.0/1.67	20μA/1.0mA
I <sub>a0</sub> -I <sub>a3</sub> , I <sub>b0</sub> -I <sub>b3</sub>	Data Inputs	1.0/2.67	20μA/1.6mA
Ya0-Ya3, Yb0-Yb3	Data Outputs (Commercial)	150/106.7	3mA/64mA
Y <sub>a0</sub> -Y <sub>a3</sub> , Y <sub>b0</sub> -Y <sub>b3</sub>	Data Outputs (Military)	150/80	3mA/48mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
VIN	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	-30 to +5	- 30 to + 5	mA
V <sub>out</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	V
I <sub>OUT</sub>	Current applied to output in LOW output state	128	128	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

# **RECOMMENDED OPERATING CONDITIONS**

DADAMETED				54/74F		
PARAMETER			Min	Nom	Max	UNIT
V <sub>CC</sub>	Supply voltage	Mil	4.5	5.0	5.5	V
• 66	Cappiy Voltage	Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				- 18	mA
la	HIGH-level output current	Mil			12	mA
Юн	man level output current	Com'l			<b>–</b> 15	mA
1	LOW-level output current	Mil			48	mA
OL	LOW-level output current	Com'l			64	mA
TA	Operating free-air temperature	Mil	- 55		125	°C
' A	Operating free-air temperature	Com'l	0		70	°C



#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEC	TEST CONDITIONS <sup>1</sup>			54/74F244			UNIT
PARAMETER		l ES	TEST CONDITIONS				Typ <sup>2</sup>	Max	UNII
		V <sub>CC</sub> = MIN, V <sub>IH</sub> =	= MIN,	$I_{OH} = -12mA$	Mil	2.0			٧
V <sub>OH</sub>	HIGH-level output voltage	$V_{IL} = 0.5V$		$I_{OH} = -15 \text{mA}$	Com'l	2.0			٧
- OH	·	$V_{CC} = MIN, V_{IH} =$		I <sub>OH</sub> = - 3mA	Mil	2.4	3.4		V
)		$V_{IL} = MAX$		I OH	Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN,		I <sub>OL</sub> = 48mA	Mil		0.35	0.5	٧
		V <sub>IL</sub> = MAX	V <sub>IL</sub> = MAX		Com'l		0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$			- 0.73	- 1.2	٧		
I <sub>I</sub>	Input current at maximum input voltage	V <sub>cc</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V			5	100	μΑ	
1 <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub>	= MAX	ζ, V <sub>I</sub> = 2.7V			1	20	μΑ
I <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> = MAX,		OE <sub>a</sub> , OE <sub>b</sub>			- 0.7	- 1.0	mA
, "L	2011 level impar carrent	V <sub>1</sub> = 0.5V	Data	Inputs I <sub>a0</sub> -I <sub>a3</sub> , I <sub>1</sub>	<sub>b0</sub> -I <sub>b3</sub>		- 0.6	- 1.6	mA
I <sub>ozh</sub>	Off-state output current, HIGH-level voltage applied	V <sub>CC</sub> = MAX	(, V <sub>IH</sub> =	MIN, V <sub>OUT</sub> = 2.4	V		2	50	μΑ
I <sub>OZL</sub>	Off-state output current, LOW-level voltage applied	V <sub>CC</sub> = MAX	(, V <sub>IH</sub> =	MIN, V <sub>OUT</sub> = 0.5	V		- 2	- 50	μΑ
los	Short-circuit output current <sup>3</sup>	V <sub>cc</sub> :	= MAX,	$V_0 = 0.0V$		- 100	- 150	- 225	mA
	·		I <sub>CCH</sub>	Outputs I	HIGH		40	60	mA
Icc	Supply current4 (total)	$V_{CC} = MAX$	I <sub>CCL</sub>	Outputs	LOW		60	90	mA
	•		I <sub>CCZ</sub>	Outputs	OFF		60	90	mA

#### NOTES

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

# AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

PARAMETER	TEST CONDITIONS		$54/74F$ $T_A = +25^{\circ}C_C = +5.0$ $C_L = 50pF$ $R_L = 500\Omega$		T <sub>A</sub>	54F , V <sub>CC</sub> Mil = 50pF = 500Ω	T <sub>A</sub> , Co C <sub>L</sub> =	V <sub>CC</sub> m'I 50pF 500Ω	UNIT
	1201 001121110110	Min	Тур	Max	Min	Max	Min	Max	0
t <sub>PLH</sub> Propagation delay	Waveform 1	2.5	4.0	5.2	2.5	6.5	2.5	6.2	ns
t <sub>PHL</sub> Propagation delay	Waveform 1	2.5	4.0	5.2	2.5	7.0	2.5	6.5	ns
t <sub>PZH</sub> Enable to HIGH	Waveform 2	2.0	4.3	5.7	2.0	7.0	2.0	6.7	ns
t <sub>PZL</sub> Enable to LOW	Waveform 3	2.0	5.0	7.0	2.0	8.5	2.0	8.0	ns
t <sub>PHZ</sub> Disable from HIGH	Waveform 2	2.0	3.5	6.0	2.0	7.0	2.0	7.0	ns
t <sub>PLZ</sub> Disable from LOW	Waveform 3	2.0	4.0	6.0	2.0	7.5	2.0	7.0	ns

NOTE


Subtract 0.2ns from minimum values for SO package.

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

<sup>4.</sup>  $I_{CC}$  is measured with outputs open.

## **AC WAVEFORMS**



#### TEST CIRCUITS AND WAVEFORMS



# FAST 54/74F245

# **TRANSCEIVER**


#### Preliminary

- High impedance NPN base inputs for reduced loading (20μA in LOW and HIGH states)
- Octal bidirectional bus interface
- 3-State buffer outputs sink 64mA
- 15mA source current
- Outputs are placed in Hi-Z state during poweroff conditions

#### **DESCRIPTION**

The 'F245 is an octal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. The outputs are all capable of sinking 64mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The device features an Output Enable  $(\overline{\text{OE}})$  input for easy cascading and a Send/Receive (S/ $\overline{\text{R}})$  input for direction control. All of the inputs utilize Signetics NPN input structures to reduce input loading and reduce input capacitance. The 3-State outputs,  $B_0$ – $B_7$ , have been designed to prevent output bus loading if the power is removed from the device.

#### PIN CONFIGURATION



# Octal Transceiver (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F245		

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F245N	
Plastic SO	N74F245D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

# INPUT AND OUTPUT LOADING AND FANOUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
ŌĒ	Output Enable Input (Active LOW)	1.0/0.033	20μΑ/20μΑ
S/R	Send Receive Input	1.0/0.033	20μΑ/20μΑ
A <sub>0</sub> -A <sub>7</sub>	3-State A Data Inputs	1.0/0.033	20μΑ/20μΑ
A <sub>0</sub> -A <sub>7</sub>	3-State A Data Outputs	150/33	3mA/20mA
B <sub>0</sub> -B <sub>7</sub>	3-State B Data Inputs	1.0/0.033	20μΑ/20μΑ
B <sub>0</sub> -B <sub>7</sub>	3-State B Data Outputs (Commercial) 3-State B Data Outputs (Military)	150/107 150/80	3mA/64mA 3mA/48mA


One (1.0) FAST Unit Load (Ful) is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.

#### **FUNCTION TABLE**


INP	UTS	INPUTS/OUTPUTS		
ŌĒ	S/R	A <sub>n</sub>	B <sub>n</sub>	
L	L	A=B	INPUTS	
L	н	INPUT	B = A	
Н	Х	(Z)	(Z)	

H = HIGH voltage level L = LOW voltage level X = Don't care (Z) = HIGH impedance "off" state

#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



# Preliminary

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free air temperature range.

	PARAMETER		54F	74F	UNIT
V <sub>CC</sub>	Supply voltage		- 0.5 to 7.0	- 0.5 to 7.0	V
V <sub>IN</sub>	Input voltage		- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current		- 30 to + 5	- 30 to + 5	mA
V <sub>out</sub>	Voltage applied to output in HIGH output state		- 0.5 to + 5.5	- 0.5 to + 5.5	V
lout	Current applied to output in LOW output state	A <sub>0</sub> -A <sub>7</sub>	40	48	mA
1001		B <sub>0</sub> -B <sub>7</sub>	128	128	mA
TA	Operating free-air temperature range		- 55 to + 125	0 to 70	°C

## **RECOMMENDED OPERATING CONDITIONS**

PARAMETER						
			Min	Nom	Max	UNIT
.,	Owner by well and	Mil	4.5	5.0	5.5	V
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	V
VIH	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				-18	mA
	HICH level output ourrent A. A.	Mil			-3	mA
ІОН	HIGH-level output current, A <sub>0</sub> -A <sub>7</sub>	Com'l			-3	mA
1		Mil			-12	mA
Іон	HIGH-level output current, B <sub>0</sub> -B <sub>7</sub>	Com'l			-15	mA
	LOW level evitant eviront A. A.	Mil			20	mA
lor	LOW-level output current, A <sub>0</sub> -A <sub>7</sub>	Com'l			24	mA
	LOW level output ourrent B. B.	Mil			48	mA
IOL	LOW-level output current, B <sub>0</sub> -B <sub>7</sub>	Com'l			64	mA
т	Operating free six temperature	Mil	-55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

# **TRANSCEIVER**

# Preliminary

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TF07 001	upitions!		54/74F245			
	PARAMETER	IEST COI	NDITIONS <sup>1</sup>		Min	Typ <sup>2</sup>	Max	UNIT
\ <u>'</u>	HICH lavel cutaut voltage A. A.	$V_{CC} = MIN, V_{IL} = MAX,$	$V_{CC} = MIN, V_{IL} = MAX, I_{OH} = -3.0 mA$		2.4	3.4		V
V <sub>OH</sub>	HIGH-level output voltage A <sub>0</sub> -A <sub>7</sub>	V <sub>IH</sub> = MIN	1 <sub>OH</sub> = -3.0mA	Com'l	2.7	3.4		٧
			$I_{OH} = -12mA$	Mil	2.0			V
V	HIGH-level output voltage B <sub>0</sub> -B <sub>7</sub>	$V_{CC} = MIN, V_{IL} = MAX,$	$I_{OH} = -15mA$	Com'l	2.0			٧
V <sub>OH</sub>	nightever output voltage B <sub>0</sub> -B <sub>7</sub>	V <sub>IH</sub> = MIN	$I_{OH} = -3.0 \text{mA}$	Mil	2.4	3.4		٧
			1 <sub>OH</sub> = - 3.0111A	Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage A <sub>0</sub> -A <sub>7</sub>	$V_{CC} = MIN, V_{IH} = MIN,$	$V_{IL} = MAX, I_{OL} =$	24mA		0.35	0.5	٧
V	LOW level output voltage B. B.	$V_{CC} = MIN, V_{IL} = MAX,$	I <sub>OL</sub> = 48mA	Mil			0.5	٧
V <sub>OL</sub>	LOW-level output voltage B <sub>0</sub> -B <sub>7</sub>	V <sub>IH</sub> = WIN I <sub>OL</sub> = 64mA   Con	Com'l		0.35	0.5	٧	
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = M		- 0.73	- 1.2	٧		
I <sub>I</sub>	Input clamp current at maximum input voltage	V <sub>CC</sub> = MAX	, V <sub>I</sub> = +7.0V		,		100	μΑ
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = MA	X, V <sub>I</sub> = 2.7V				20	μΑ
I <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> = MA	$X, V_1 = 0.5V$				- 20	μΑ
l <sub>ozh</sub>	Off-state output current, HIGH-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub> =	: MIN, V <sub>OUT</sub> = 2.4	V			50	μΑ
I <sub>OZL</sub>	Off-state output current, LOW-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub> =	V			- 50	μΑ	
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX			- 100		- 225	mA
	•		I <sub>CCH</sub> Outpu	ıts HIGH				mA
Icc	Supply current 4 (total)	V <sub>CC</sub> = MAX	I <sub>CCL</sub> Outpu	its LOW			143	mA
			I <sub>CCZ</sub> Outpu	its OFF				

#### NOTES

2. All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25 °C.

4. Measure I<sub>CC</sub> with outputs open.

# AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

				54/74F		54	IF.	74		
PARAMETER		TEST CONDITIONS	V	$_{A}$ = +25°C $_{CC}$ = +5.0 $_{L}$ = 50pF $_{L}$ = 500 $\Omega$	<b>v</b> ,	$T_A$ , $V_{CC} = Mil$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A, V_{CC} = Com'I$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $A_n$ to $B_n$ or $B_n$ to $A_n$	Waveform 1 Waveform 1	2.5 2.5	4.2 4.6	5.5 6.0			2.5 2.5	6.5 7.0	ns
t <sub>PZH</sub>	Output Enable Time	Waveform 2 Waveform 3	3.0 4.5	5.3 7.9	7.0 10			3.0 4.5	8.0 11	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time	Waveform 2 Waveform 3	3.0 2.0	5.0 3.7	6.5 5.0			3.0 2.0	7.5 6.0	ns


<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.


Preliminary

# 5

# **TRANSCEIVER**



# **TEST CIRCUITS AND WAVEFORMS**



# FAST 54/74F251

# Preview

- High speed 8-to-1 multiplexing
- True and complement outputs
- Both outputs are 3-State for further multiplexer expansion

# 8-Input Multiplexer (3-State)

TYPE	TYPICAL PROPAGATION DELAY (Data to Y)	TYPICAL SUPPLY CURRENT (Total)				
74F251	18ns	9mA				

# **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F251N	
Plastic SO	N74F251P	
Ceramic DIP		S54F251F
Ceramic LLCC		S54F251G

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

#### DESCRIPTION

The 'F251 is a logical implementation of a single-pole, 8-position switch with the state of three Select inputs (So, S1, S2) controlling the switch position. Assertion (Y) and Negation  $(\overline{Y})$  outputs are both provided. The Output Enable input (OE) is active LOW. The logic function provided at the output, when activated, is:

$$\begin{array}{l} Y = \overline{OE} \bullet (|_{\dot{0}} \bullet \overline{S_{\dot{0}}} \bullet \overline{S_{\dot{1}}} \bullet \overline{S_{\dot{2}}} + |_{\dot{1}} \bullet S_{\dot{0}} \bullet \overline{S_{\dot{1}}} \bullet \overline{S_{\dot{2}}} \\ + |_{\dot{2}} \bullet \overline{S_{\dot{0}}} \bullet S_{\dot{1}} \bullet \overline{S_{\dot{2}}} + |_{\dot{3}} \bullet S_{\dot{0}} \bullet S_{\dot{1}} \bullet \overline{S_{\dot{2}}} \\ + |_{\dot{4}} \bullet \overline{S_{\dot{0}}} \bullet \overline{S_{\dot{1}}} \bullet S_{\dot{2}} + |_{\dot{5}} \bullet S_{\dot{0}} \bullet \overline{S_{\dot{1}}} \bullet S_{\dot{2}} \\ + |_{\dot{6}} \bullet \overline{S_{\dot{0}}} \bullet S_{\dot{1}} \bullet S_{\dot{2}} + |_{\dot{7}} \bullet S_{\dot{0}} \bullet S_{\dot{1}} \bullet S_{\dot{2}}). \end{array}$$

Both outputs are in the HIGH impedance (HIGH Z) state when the output enable is HIGH, allowing multiplexer expansion by tying the outputs of up to 128 devices together. All but one device must be in the HIGH impedance state to avoid high cur-

# INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low	
10-17	Data Inputs	1.0/1.0	20μA/0.6mA	
S <sub>0</sub> -S <sub>2</sub>	Select Inputs	1.0/1.0	20μA/0.6mA	
ŌĒ	OE 3-State Output Enable Input (Active LOW)		20μA/0.6mA	
Υ, ₹	3-State Output 3-State Output Inverted	50/33	1.0mA/20mA	

NOTE:


One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.

rents that would exceed the maximum ratings, when the outputs of the 3-State devices are tied together. Design of the output enable signals must ensure there is no overlap in the active LOW portion of the enable voltages.


#### PIN CONFIGURATION



#### LOGIC SYMBOL




# LOGIC SYMBOL (IEEE/IEC)



# LOGIC DIAGRAM

**MULTIPLEXER** 



# **FUNCTION TABLE**

INPUTS								OUT	OUTPUTS				
ŌĒ	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	l <sub>o</sub>	l <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	14	15	16	l <sub>7</sub>	Ÿ	Y
Н	X	Х	Х	Х	Х	Х	X	Х	Х	Х	Х	(Z)	(Z)
L	L	L	L	L	X	Х	X	X	X	X	Х	Н	L
Ł	L	L	L	н	X	Х	X	Х	X	X	Х	L	Н
L	L	L	н	X	L	X	X	Х	X	X	Х	н	L
L	L	L	н	Х	Н	X	X	Х	X	X	Х	L	н
L	L	н	L	Х	X	L	X	Х	X	X	Х	Н	L
L	L	Н	L	X	X	Н	X	Х	X	X	Х	L	н
L	L	Н	Н	X	X	X	L	X	X	X	X	H	L
L	L	Н	H	X	X	X	Н	Х	X	X	Х	L	н
L	Н	L	L	X	X	Х	Х	L	X	X	X	н	L
L	Н	L	L	X	X	Х	X	н	X	X	Х	L	н
Ŀ	н	L	н	X	X	X	Х	Х	L	X	Х	н	L
L	Н	L	H	X	X	X	X	Х	н	X	X	L	н
L	Н	н	L	X	X	X	X	Х	X	L	X	Н	L
L	н	Н	L	X	X	X	Х	Х	X	Н	Х	L	н
L	Н	н	н	Х	X	X	X	X	X	X	L	н	L
L	Н	н	н	X	X	X	X	X	X	X	н	L	н

H = HIGH voltage level
L = LOW voltage level

X = Don't care

<sup>(</sup>Z) = HIGH impedance (off) state

FAST 54/74F251

# Preview

# ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT	
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V	
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V	
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to +5	mA	
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	V	
lout	Current applied to output in LOW output state	40	40	mA	
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C	

## **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER				UNIT	
	PARAMETER		Min	Nom	Max	UNII
V	Cumply wellers	Mil	4.5	5.0	5.5	٧
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				<b>– 18</b>	mA
I <sub>он</sub>	HIGH-level output current				- 3.0	mA
loL	LOW-level output current				20	mA
_	Operating free air temperature	Mil	<b>–</b> 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

# Preview

# DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED		TEST CONDITIONS <sup>1</sup>			54/74F251			
	PARAMETER	1551				Typ <sup>2</sup>	Max	UNIT	
.,	HICH level entrut veltere	V <sub>CC</sub> = MIN, V <sub>IL</sub> =	= MAX, I <sub>OH</sub> = MAX,	Mil	2.4	3.4		٧	
V <sub>OH</sub>	HIGH-level output voltage	V <sub>IN</sub>	= MIN	Com'l	2.7	3.4		٧	
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> =	MIN, VIL = MAX, IOL =	= MAX		0.35	0.5	٧	
VIK	Input clamp voltage	V <sub>cc</sub>	$= MIN, I_1 = I_{IK}$			- 0.73	- 1.2	٧	
I <sub>OZH</sub>	Off-state output current, HIGH-level voltage applied	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_{O} = 2.4V$				2	50	μΑ	
I <sub>OZL</sub>	Off-state output current LOW-level voltage applied	$V_{CC} = MAX, V_{IH} = MIN, V_{O} = 0.5V$				- 2	- 50	μΑ	
f <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> =	= MAX, V <sub>I</sub> = 7.0V			5	100	μΑ	
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> =	: MAX, V <sub>I</sub> = 2.7V			1	20	μΑ	
IIL	LOW-level input current	V <sub>CC</sub> =	$= MAX, V_1 = 0.5V$	,		- 0.4	- 0.6	mA	
Ios	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_O = 0.0V$			- 60	- 80	- 150	mA	
		1	I <sub>CCH</sub> Outputs	HIGH				mA	
Icc	Supply current <sup>4</sup> (total)	$V_{CC} = MAX$	I <sub>CCL</sub> Outputs	LOW				mA	
			I <sub>CCZ</sub> Outputs	OFF				mA	

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

4. ICC is measured with VCC = MAX, Select and Data inputs at 4.5V, and OE ground for output HIGH and LOW conditions; VCC = MAX, Data inputs and the OE at 4.5V for outputs OFF condition.

# AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

				54/74F		54	1F	74	<b>IF</b>	
PARAMETER		TEST CONDITIONS	V	$A = +25^{\circ}$ $CC = +5.0$ $C_{L} = 50$ $C_{L} = 500$	)V =	C <sub>L</sub> =	V <sub>CC</sub> III 50pF 500Ω	$T_A$ , $V_{CC}$ Com'l $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Select to Y output	Waveform 2	4.5 5.0	9.6 6.9	13 9.0	3.5 3.0	16.5 10.5	4.5 4.0	14 10	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Select to $\overline{Y}$ output	Waveform 1	4.0 3.2	5.9 5.7	8.0 7.5	3.5 3.2	9.5 9.5	4.0 3.2	9.0 8.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to Y output	Waveform 2	5.5 3.7	7.2 5.1	9.5 6.5	3.5 3.7	11.5 7.5	5.5 3.7	10.5 7.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to Y output	Waveform 1	3.0 2.0	4.1 3.0	5.7 4.0	2.5 2.0	8.0 6.0	3.0 2.0	7.0 5.0	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time OE to Y	Waveform 3	4.0 3.5	6.9 6.0	9.0 8.0	4.0 3.5	10 10	4.0 3.5	10 9.0	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time OE to Y	Waveform 4	3.0 3.5	5.4 6.4	7.0 8.5	3.0 3.5	9.5 10.5	3.0 3.5	8.0 9.5	ns
t <sub>PHZ</sub>	Output disable time OE to Y	Waveform 3	3.0 2.0	5.0 3.2	6.5 4.5	3.0 2.0	8.5 7.5	3.0 2.0	7.5 5.5	ns
t <sub>PHZ</sub>	Output disable time OE to Y	Waveform 4	3.0 2.0	4.7 3.5	6.0 4.5	3.0 2.0	7.0 5.5	3.0 2.0	7.0 5.5	ns

NOTE


Subtract 0.2ns from minimum values for SO package.




<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

#### Preview

## **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



# FAST 54/74F253

## Preview

- 3-State outputs for bus interface and multiplex expansion
- Common Select inputs
- Separate Output Enable inputs

#### DESCRIPTION

The 'F253 has two identical 4-input multiplexers with 3-State outputs which select two bits from four sources selected by common Select inputs (S<sub>0</sub>, S<sub>1</sub>). When the individual Output Enable ( $\overline{\rm E}_{\rm 0a}, \, \overline{\rm E}_{\rm 0b}$ ) inputs of the 4-input multiplexers are HIGH, the outputs are forced to a HIGH impedance (HIGH Z) state.

The 'F253 is the logic implementation of a 2pole, 4-position switch; the position of the switch being determined by the logic levels supplied to the two Select inputs. Logic equations for the outputs are shown below:

$$\begin{split} Y_a &= \overline{OE}_a \bullet (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 \\ &+ I_{2a} \bullet S_1 \bullet \overline{S}_0 + I_{3a} \bullet S_1 \bullet S_0) \end{split}$$
 
$$Y_b &= \overline{OE}_b \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 \\ &+ I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet S_1 \bullet S_0 \end{split}$$

All but one device must be in the HIGH impedance state to avoid high currents exceeding the maximum ratings, if the outputs of the 3-State devices are tied together. Design of the Output Enable signals must ensure that there is no overlap.

# **Dual 4-Input Multiplexer (3-State)**

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F253		14.5mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C							
Plastic DIP	N74F253N								
Plastic SO	N74F253D								
Ceramic DIP		S54F253F							
Ceramic LLCC		S54F253G							

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.


# INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
I <sub>0a</sub> -I <sub>3a</sub>	Side A data inputs	1.0/1.0	20μA/0.6mA
I <sub>0b</sub> -I <sub>3b</sub>	Side B data inputs	1.0/1.0	20μA/0.6mA
S <sub>0</sub> , S <sub>1</sub>	Common select inputs	1.0/1.0	20μA/0.6mA
ŌĒa	Side A output enable input (active LOW)	1.0/1.0	20μA/0.6mA
ŌĒ <sub>b</sub>	Side B output enable input (active LOW)	1.0/1.0	20μA/0.6mA
Y <sub>a</sub> , Y <sub>b</sub>	3-State outputs	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu\text{A}$  in the HIGH state and 0.6mA in the LOW state


#### PIN CONFIGURATION



## LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



5

# Preview

# LOGIC DIAGRAM



#### **FUNCTION TABLE**

	ECT UTS	DATA INPU		TS	OUTPUT ENABLE	OUTPUT		
So	S <sub>1</sub>	I <sub>0</sub>	l <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	ŌĒ	Y	
Х	Х	Х	·X	Χ	Х	Н	(Z)	
L	L	L	Х	Х	X	L	L	
L	L	Н	Х	Х	Х	L	Э Н	
H	L	Х	L	Х	Х	L	L	
н	L	Х	Н	Х	X	L	Н	
L	н	Х	Х	L	Х	L	L	
L	н	Х	Х	н	Х	L	н .	
н	Н	Х	Х	Х	L	L	L	
н	Н	Х	Х	Х	Н	L	н	

H = HIGH voltage level

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	V
l <sub>out</sub>	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F		UNIT
	FARMETER			Nom	Max	UNII
.,	Supply voltage	Mil	4.5	5.0	5.5	٧
V <sub>CC</sub>		Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			· v
V <sub>IL</sub>	LOW-level input voltage				0.8	· V
l <sub>ik</sub>	Input clamp current				- 18	mA
Іон	HIGH-level output current				-3	mA
l <sub>OL</sub>	LOW-level output current				20	mA ·
<b>T</b>	Operating free-air temperature	Mil	- 55		125	°C
TA		Com'l	0		70	°C

L = LOW voltage level

X = Don't care

<sup>(</sup>Z) = HIGH impedance (off) state

# Preview

# DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER			TEST CONDITIONS <sup>1</sup>			54/74F524		
						Typ <sup>2</sup> Max		UNIT
V		Mil			2.4	3.4		V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>CC</sub> = MIN	$I, V_{IL} = MAX, I_{OH} = MAX$	Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub>	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX$			0.35	0.5	V
V <sub>IK</sub>	Input clamp voltage		$V_{CC} = MIN, I_i = I_{iK}$			- 0.73	- 1.2	٧
l <sub>ozh</sub>	Off-stage output current, HIGH-level voltage applied	V <sub>CC</sub> =	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_O = 2.4V$				50	μΑ
I <sub>OZL</sub>	Off-state output current LOW-level voltage applied	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_O = 0.5V$				-2	- 50	μΑ
l <sub>t</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V				5	100	μА
I <sub>IH</sub>	HIGH-level input current		$V_{CC} = MAX, V_I = 2.7V$			1	20	μА
I <sub>IL</sub>	LOW-level input current		$V_{CC} = MAX, V_I = 0.5V$			- 0.4	- 0.6	mA
los	Short-circuit output current <sup>3</sup>		V <sub>CC</sub> = MAX		- 60	- 90	- 150	mA
			$I_{CCH}$ $\overline{OE}_n = GND$ $I_o, S_n = 4.5V; I_1-I_3$	= GND		11.5	16	mA
Icc	Supply current (total)	$V_{CC} = MAX$	$I_{CCL}$ $I_n$ , $S_n$ , $\overline{OE}_n = GNE$	)		16	23	mA
		$I_{CCZ}$ $\overline{OE}_n = 4.5V$ ; $I_n$ , $S_n =$		= GND		16	23	mA

NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25 °C.

3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

はんさいませい こうひというこうこう こうさい あいままの出版 情報をあせいだっている いっちゅう

#### AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")


PARAMETER			$S = \begin{cases} 54/74F \\ T_A = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_L = 50pF \\ R_L = 500\Omega \end{cases}$			$\begin{array}{c} 54F \\ T_A, V_{CC} \\ Mil \\ C_L = 50pF \\ R_L = 500\Omega \end{array}$		74F  T <sub>A</sub> , V <sub>CC</sub> Com'l C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		UNIT
		TEST CONDITIONS								
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation delay Data to output	Waveform 1	3.0 3.0	5.5 5.5	7.0 7.0	2.5 2.5	9.0 8.0	3.0 3.0	8.0 8.0	ns
t <sub>PLH</sub>	Propagation delay Select to output	Waveform 1	5.5 4.5	10.1 9.2	12.5 11	3.5 2.5	15 12	4.5 3.5	13.5 12	ns
t <sub>PZH</sub>	Output enable to HIGH level	Waveform 2	3.0	6.8	9.0	2.5	10.5	3.0	10	ns
t <sub>PZL</sub>	Output enable to LOW level	Waveform 3	3.0	7.2	9.5	2.5	11	3.0	10.5	ns
t <sub>PHZ</sub>	Output disable from HIGH level	Waveform 2, C <sub>L</sub> = 5pF	2.0	3.7	5.0	2.0	6.5	2.0	6.0	ns
t <sub>PLZ</sub>	Output disable from LOW level	Waveform 3, C <sub>L</sub> = 5pF	2.0	4.4	6.0	2.0	9.0	2.0	7.0	ns

NOTE


Subtract 0.2ns from minimum values for SO package.

# Preview

## **AC WAVEFORMS**



## **TEST CIRCUITS AND WAVEFORMS**



## Dual 4-Bit Addressable Latch

- Combines dual demultiplexer and 8-bit latch
- Serial-to-parallel capability
- Output from each storage bit available
- Random (addressable) data entry
- Easily expandable
- Common Clear input
- Useful as dual 1-of-4 active HIGH decoder

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F256	7ns	35mA

#### ORDERING CODE

ONDERING CODE								
PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C						
Plastic DIP	N74F256N							
Plastic SO	N74F256D							
Ceramic DIP								
Ceramic LLCC								

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

# DESCRIPTION

The 'F256 dual addressable latch has four distinct modes of operation which are selectable by controlling the Master Reset and Enable inputs (see Function Table). In the addressable latch mode, data at the Data (D) inputs is written into the addressed latches. The addressed latches will follow the Data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the Data or Address inputs. To eliminate the possibility of entering erroneous data in the latches, the enable should be held HIGH (inactive) while the address lines are changing. In the dual 1-of-4 decoding or demultiplexing

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
D <sub>a</sub> , D <sub>b</sub>	Side A, Side B Data Inputs	1.0/1.0	20μA/0.6mA
A <sub>0</sub> , A <sub>1</sub>	Address Inputs	1.0/1.0	20μA/0.6mA
Ē, MR	Enable, Master Reset Inputs	1.0/1.0	20μA/0.6mA
Q <sub>0a</sub> -Q <sub>3a</sub>	Side A Outputs	50/33	1mA/20mA
Q <sub>0b</sub> -Q <sub>3b</sub>	Side B Outputs	50/33	1mA/20mA

NOTE


One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.

mode ( $\overline{MR} = \overline{E} = LOW$ ), addressed outputs will follow the level of the D inputs, with all other outputs LOW. In the Master Reset mode, all outputs are LOW and unaffected by the Address and Data inputs.


#### PIN CONFIGURATION



#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



5

#### LOGIC DIAGRAM



#### MODE SELECT—FUNCTION TABLE

OPERATING	INPUTS					OUTPUTS			
MODE	MR	E	D	A <sub>0</sub>	A <sub>1</sub>	Qo	Q <sub>1</sub>	$\mathbf{Q_2}$	$Q_3$
Master Reset	L	Η.	Х	Х	Х	L	L	L	L
Demultiplex (active HIGH decoder when D = H)	L L L	LLLL	d d d	LHLH	LLHH	Q = d L L L	L Q = d L L	L L Q = d L	L L L Q=d
Store (do nothing)	Н	Н	х	х	х	q <sub>0</sub>	q <sub>1</sub>	$q_2$	q <sub>3</sub>
Addressable latch	<b>1111</b>	L L L	d d d	LHLH	LLHH	$Q = d$ $q_0$ $q_0$ $q_0$	q <sub>1</sub> Q = d q <sub>1</sub> q <sub>1</sub>	$q_2$ $q_2$ $Q = d$ $q_2$	q <sub>3</sub> q <sub>3</sub> q <sub>3</sub> Q = d

H = HIGH voltage level steady state. L = LOW voltage level steady state.

L = LOW voltage level
X = Don't care.

d = HIGH or LOW data one setup time prior to the LOW-to-HIGH Enable transition.

**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to 7.0	– 0.5 to 7.0	٧
VIN	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
IIN	Input current	- 30 to + 5	– 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
Гоит	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	– 55 to + 125	0 to 70	°C

q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.

## **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER				TINU	
	PARAMETER		Min	Nom	Max	UNII
1/	Complementaria	Mil	4.5	5.0	5.5	V
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				+ 0.8	V
I <sub>IK</sub>	Input clamp current				18	mA
I <sub>OH</sub>	HIGH-level output current				- 1	mA
I <sub>OL</sub>	LOW-level output current				20	mA
т	Operating free six temperature	Mil	- 55		+ 125	°C
TA	Operating free-air temperature Com'l		0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	7507	CONDITIONS <sup>1</sup>			54/74F256		
	PARAMETER	IESI	CONDITIONS <sup>1</sup>		Min	Typ <sup>2</sup>	Max	UNIT
	HICH level entent veltere	$V_{CC} = MIN, V_{IL} =$	MAX, I <sub>OH</sub> = MAX,	Mil	2.5	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	V <sub>IH</sub> = MIN Com'l			2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5	V
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{1K}$				- 0.73	- 1.2	٧
I <sub>1</sub>	Input clamp current at maximum input voltage	V <sub>CC</sub> =	$V_{CC} = MAX, V_1 = 7.0V$				1.0	mA
I <sub>IH</sub>	HIGH-level input current	V <sub>cc</sub> =	MAX, V <sub>I</sub> = 2.7V				20	μΑ
I <sub>IL</sub>	LOW-level input current	V <sub>cc</sub> =	MAX, V <sub>I</sub> = 0.5V			- 0.4	- 0.6	mA
Ios	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX			- 60		- 150	mA
	Supply current <sup>4</sup> (total)	V 1444	I <sub>CCH</sub> Output	HIGH			40	mA
Icc	Supply current (total)	$V_{CC} = MAX$	LOW			60	mA	

#### NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.
- 3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.
- 4. Measure  $I_{\mbox{\footnotesize{CC}}}$  with inputs grounded and outputs open.

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

			54/74F		54	4F	74	4F		
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC} = Mil$ $C_L = 50pF$ $R_L = 500\Omega$		$T_{A},$ $V_{CC} = Com'I$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Enable to output	Waveform 1	6.0 3.0	8.0 5.0	10.5 7.0			6.0 3.0	12.0 7.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to output	Waveform 2	5.0 3.0	7.0 5.0	9.0 7.0			5.0 2.5	10.0 7.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Address to output	Waveform 3	5.0 4.5	10.0 8.5	14.0 9.5			5.0 4.0	14.5 10.0	ns
t <sub>PHL</sub>	Propagation delay Master Reset to output	Waveform 4	5.0	7.0	9.0			4.5	10.0	ns

NOTE

Subtract 0.2ns from minimum values for SO package.

#### **AC SETUP REQUIREMENTS**


				54/74F		54	IF	74	ıF.	
PARAMETER		TEST CONDITIONS	Vo	$T_A = +25 °C$ $V_{CC} = +5.0 V$ $C_L = 50 pF$ $R_L = 500 \Omega$		$T_{A},$ $V_{CC} = Mil$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		$T_{A},$ $V_{CC} = Com'l$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>W</sub>	Enable pulse width	Waveform 1	4.0			4.0		4.0		ns
t <sub>W</sub>	Master Reset pulse width	Waveform 4	4.0			4.0		4.0		ns
t <sub>s</sub> (H)	Setup time HIGH, Data to Enable	Waveform 5	4.0			4.0		4.0		ns
t <sub>s</sub> (L)	Setup time LOW, Data to Enable	Waveform 5	4.0			4.0		4.0		ns
t <sub>h</sub> (H)	Hold time HIGH, Data to Enable	Waveform 5	1.0			1.0		1.0		ns
t <sub>h</sub> (L)	Hold time LOW, Data to Enable	Waveform 5	1.0			1.0		1.0		ns
t <sub>s</sub>	Setup time, Address to Enable <sup>(a)</sup>	Waveform 6	4.0			4.0		4.0		ns
t <sub>h</sub>	Hold time, Address to Enable <sup>(b)</sup>	Waveform 6	0			0		0		ns

#### NOTES

a. The Address to Enable setup time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.

b. The Address to Enable hold time is the time after the LOW-to-HIGH Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.


#### **AC WAVEFORMS**





#### **TEST CIRCUITS AND WAVEFORMS**

#### TEST CIRCUIT FOR TOTEM-POLE OUTPUTS




#### DEFINITIONS

R<sub>L</sub> = Load resistor to GND; see AC CHARACTERISTICS for value.

 $C_L^{-}$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $\ensuremath{\mbox{R}_{T}} = \ensuremath{\mbox{Termination}}$  resistance should be equal to  $\ensuremath{\mbox{Z}_{OUT}}$  of pulse generators.



V<sub>M</sub> = 1.5V

	INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>t</sup> TLH	t <sub>THL</sub>			
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns			

## Quad 2-Line To 1-Line Data Selector/Multiplexer (3-State)

- Multifunction capability
- Non-inverting data path
- 3-State outputs
- See 'F258 for inverting version

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F257	4.3ns	12mA

#### DESCRIPTION

The 'F257 has four identical 2-input multiplexers with 3-State outputs which select 4 bits of data from two sources under control of a common Data Select input (S). The  $l_0$  inputs are selected when the Select input is LOW and the  $l_1$  inputs are selected when the Select input is HIGH. Data appears at the outputs in true (non-inverted) form from the selected outputs.

The 'F257 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input.

Outputs are forced to a HIGH impedance "off" state when the Output Enable input (OE) is HIGH. All but one device must be in the HIGH impedance state to avoid currents exceeding the maximum ratings if outputs are tied together. Design of the output enable signals must ensure that there is no overlap when outputs of 3-state devices are tied together.

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to +70°C	MILITARY RANGES $V_{CC} = 5V \pm 10\%; T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$						
Plastic DIP	N74F257N							
Plastic SO	N74F257D							
Ceramic DIP		S54F257F						
Ceramic LLCC		S54F257G						

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
All	Inputs	1.0/1.0	20μA/0.6mA
Y <sub>a</sub> -Y <sub>d</sub>	Outputs	50/33	1.0mA/20mA


NOT

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



## FAST 54/74F257

## DATA SELECTOR/MULTIPLEXER

#### LOGIC DIAGRAM



#### **FUNCTION TABLE**

ENABLE	SELECT INPUT	INPUTS		ОИТРИТ
ŌĒ	S	l <sub>o</sub>	l <sub>1</sub>	Y
Н	X	Х	X	(Z)
L	н	X	L	L
L	Н	X	н	н
L	L	L	X	L
, F	L	Н	X	н

- H = HIGH voltage level
- L = LOW voltage level
- X = Don't care
- (Z) = HIGH impedance (off) state

# ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	٧
lout	Current applied to output in LOW output state	48	48	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER			54/74F				
	FARAIWETER		Min	Nom	Max	UNIT		
V	Supply voltage	Mil	4.5	5.0	5.5	V		
V <sub>CC</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧		
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧		
V <sub>IL</sub>	LOW-level input voltage	1			0.8	٧		
l <sub>iK</sub>	Input clamp current				- 18	mA		
l <sub>он</sub>	HIGH-level output current				- 3.0	mA		
loL	LOW-level output current				24	mA		
т	Operating free-air temperature	Mil	<b>–</b> 55		125	°C		
TA		Com'l	0		70	°C		

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	0404447770	PARAMETER TEST CONDITIONS <sup>1</sup>				54/74F257		
	PARAMETER	IESI C	DNUITIONS.	Ì	Min	Typ <sup>2</sup>	Max	UNIT
.,	IIICII Ianal antant milaaa	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN		Mil	2.4			٧
V <sub>OH</sub>	HIGH-level output voltage	V <sub>IL</sub> = MAX	I <sub>OH</sub> = MAX	Com'l	2.7			٧
.,	10041	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN,	I <sub>OL</sub> = 20mA	Mil		0.3	0.5	٧
V <sub>OL</sub>	LOW-level output voltage	V <sub>IL</sub> = MAX	I <sub>OL</sub> = 24mA	Com'l		0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 1	$V_{CC} = MIN, I_1 = I_{IK}$				- 1.2	٧
l <sub>ozh</sub>	Off-state output current, HIGH-level voltage applied	V <sub>CC</sub> = MAX, V <sub>I</sub>	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_{O} = 2.4V$			2	50	μΑ
I <sub>OZL</sub>	Off-state output current LOW-level voltage applied	V <sub>CC</sub> = MAX, V <sub>I</sub>	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_O = 0.5V$			-2	- 50	μА
1,	Input current at maximum input voltage	V <sub>CC</sub> = M	$AX, V_1 = 7.0V$			5	100	μА
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = M	$AX, V_1 = 2.7V$			1	20	μА
I <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> = M.	$AX, V_1 = 0.5V$			- 0.4	- 0.6	mA
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MA	$V_{O} = 0.0V$		- 60	- 80	- 150	mA
			I <sub>CCH</sub> Outputs I	HIGH		9.0	15.0	mA
Icc	Supply current4 (total)	V <sub>CC</sub> = MAX	I <sub>CCL</sub> Outputs I	_ow		14.5	22.0	mA
		I <sub>CCZ</sub> Output		OFF		15.0	23.0	mA

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25 °C.

4. Measure ICC with all outputs open and inputs grounded.

## AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

PARAMETER				54/74F		54	IF	74	F	
		TEST CONDITIONS	$T_A = +25$ °C $V_{CC} = +5.0V$ $C_L = 50$ pF $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Com'I $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to output	Waveform 1	3.0 2.5	4.5 4.2	6.0 5.5	3.0 2.5	8.0 8.0	3.0 2.5	7.0 6.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Select to output	Waveform 1	4.5 3.5	10.1 6.5	13.0 8.5	4.5 3.5	15.5 10.5	4.5 3.5	15.0 9.5	ns
t <sub>PZH</sub>	Output enable to HIGH level	Waveform 2	3.0	5.9	7.5	3.0	9.5	3.0	8.5	ns
t <sub>PZL</sub>	Output enable to LOW level	Waveform 3	2.5	5.5	7.5	3.0	10.0	3.0	8.5	ns
t <sub>PHZ</sub>	Output disable from HIGH level	Waveform 2	2.0	4.3	6.0	2.0	7.0	2.0	7.0	ns
t <sub>PLZ</sub>	Output disable from LOW level	Waveform 3	2.0	4.5	6.0	2.0	9.5	2.0	7.0	ns


NOTE

Subtract 0.2ns from minimum values for SO package.


5

<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.


#### **APPLICATION**



#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



#### SWITCH POSITION

Test	Switch 1
tPZH	Open
tPZL	Closed
tPHZ	Open
tPLZ	Closed


#### **DEFINITIONS**

R<sub>L</sub> = Load resistor to GND; see AC CHARACTERISTICS for value.

CL = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

 $t_{TLH}$ ,  $t_{THL}$  values should be less than or equal to the table entries.



FAMILY		INPUT PULSE REQUIREMENTS		TS	
FAMILT	Amplitude	Rep. Rate	Pulse Width	<sup>t</sup> TLH	<sup>t</sup> THL
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns

## Quad 2-Line To 1-Line Data Selector/Multiplexer (3-State)

- Multifunction capability
- Inverting data path
- 3-State outputs
- See 'F257 for non-inverting version

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F258	3.8ns	10.7mA

#### DESCRIPTION

The 'F258 has four identical 2-input multiplexers with 3-State outputs which select 4 bits of data from two sources under control of a common Data Select input (S). The  $l_0$  inputs are selected when the Select input is LOW and the  $l_1$  inputs are selected when the Select input is HIGH. Data appears at the outputs in inverted (complementary) form.

The 'F258 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input.

Outputs are forced to a HIGH impedance "off" state when the Output Enable input  $\overline{(OE)}$  is HIGH. All but one device must be in the HIGH impedance state to avoid currents exceeding the maximum ratings if outputs of the 3-state devices are tied together. Design of the Output Enable signals must ensure that there is no overlap when outputs of 3-state devices are tied together.

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F258N	
Plastic SO	N74F258D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
All	Inputs	1.0/1.0	20μA/0.6mA
$\overline{Y}_a - \overline{Y}_d$	Outputs	150/40	1.0mA/24mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION




#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



#### **LOGIC DIAGRAM**



#### **FUNCTION TABLE**

OUTPUT ENABLE	SELECT INPUT	DATA INPUTS		OUTPUTS
ŌĒ	S	I <sub>0</sub> I <sub>1</sub>		₹
Н	X	Х	Х	(Z)
L	Н	Х	L	н
L	Н	Х	н	L
L	L	L	X	н
L	L	н	X	L

- H = HIGH voltage level
- L = LOW voltage level
- X ≈ Don't care
- (Z) = HIGH impedance (off) state

# ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	-0.5 to +7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	-0.5 to +7.0	٧
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	٧
I <sub>OUT</sub>	Current applied to output in LOW output state	40	48	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER		54/74F			
	PANAMEIEN			Nom	Max	UNIT
v	Supply voltage	Mil	4.5	5.0	5.5	V
V <sub>CC</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				<b>– 18</b>	mA
l <sub>он</sub>	HIGH-level output current				-3	mA
1	LOW level output ourrent	Mil			20	mA
OL	LOW-level output current	Com'l			24	mA
	Operation from air town continue	Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TEST CONDITIONS <sup>1</sup>				54/74F258		UNIT
	PARAMETER	IESI C	TEST CONDITIONS				Max	UNII
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	MCM level evitent valtage	$V_{CC} = MIN, V_{IH} = MIN,$	MAY	Mil	2.4			V
V <sub>OH</sub>	HIGH-level output voltage	$V_{IL} = MAX$	I <sub>OH</sub> = MAX	Com'l	2.7			V
V	LOW lovel autout valtage	$V_{CC} = MIN, V_{IH} = MIN,$	I <sub>OL</sub> = 20mA	Mil		0.35	0.5	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>IL</sub> = MAX	$I_{OL} = 24mA$	Com'l		0.35	0.5	V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> =	$MIN, I_{I} = I_{IK}$			- 0.73	- 1.2	V
I <sub>OZH</sub>	Off-stage output current, HIGH-level voltage applied	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_O = 2.4V$			*	2	50	μΑ
I <sub>OZL</sub>	Off-state output current, LOW-level voltage applied	V <sub>CC</sub> = MAX, V	$V_{CC} = MAX, V_{IH} = MIN, V_{O} = 0.5V$			-2	- 50	μΑ
l <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> = M	$AX, V_1 = 7.0V$			5	100	μΑ
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = N$	$AX, V_1 = 2.7V$			1	20	μΑ
IIL.	LOW-level input current	$V_{CC} = N$	$AX, V_1 = 0.5V$			- 0.4	- 0.6	mA
Ios	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_O = 0.0V$			- 60	- 80	- 150	mA
		I <sub>CCH</sub> Outputs HIGH			6.2	9.5	mA	
Icc	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX	I <sub>CCL</sub> Outputs L	ow		15.1	23.0	mA
			I <sub>CCZ</sub> Outputs C	FF		11.3	17.0	mA

#### AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

				54/74F	:		54F		74F	
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A, V_{CC} = Mil$ $C_L = 50pF$ $R_L = 500\Omega$		$T_{A}, V_{CC}$ $Com'I$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
}			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation delay Data to output	Waveform 4	2.5 2.0	4.0 3.5	5.3 4.7	2.0 1.5	7.5 6.0	2.5 2.0	6.0 5.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Select to output	Waveforms 1 & 4	4.0 4.0	6.5 7.3	8.5 9.5	4.0 4.0	12.0 11.5	4.0 4.0	9.5 11.0	ns
t <sub>PZH</sub>	Output enable to HIGH level	Waveform 2	3.0	5.9	7.5	3.0	11.0	3.0	8.5	ns
t <sub>PZL</sub>	Output enable to LOW level	Waveform 3	3.0	5.5	7.5	3.0	9.5	3.0	8.5	ns
t <sub>PHZ</sub>	Output disable from HIGH level	Waveform 2	2.0	3.0	6.0	1.5	7.0	2.0	7.0	ns
t <sub>PLZ</sub>	Output disable from LOW level	Waveform 3	2.0	4.5	6.0	2.0	9.0	2.0	7.0	ns

NOTE

Subtract 0.2ns from minimum values for SO package.


<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.


<sup>4.</sup> Measure I<sub>CC</sub> with all outputs open and all inputs grounded.

#### **AC WAVEFORMS**



# 5

#### TEST CIRCUITS AND WAVEFORMS



## FAST 54/74F259

## 8-Bit Addressable Latch

- Combines demultiplexer and 8-bit latch
- Serial-to-parallel capability
- Output from each storage ORDERING CODE bit available
- Random (addressable) data entry
- Easily expandable
- Common Clear input
- Useful as a 1-of-8 active HIGH decoder

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F259	7.5ns	35mA

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to +70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F259N	
Plastic SO	N74F259D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984

LLCC is 20-pin surface-mounted leadless chip carrier.

#### DESCRIPTION

The 'F259 dual addressable latch has four distinct modes of operation that are selectable by controlling the Master Reset and Enable inputs (see Function Table). In the addressable latch mode, data at the Data (D) inputs is written into the addressed latches. The addressed latches will follow the Data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the Data or Address inputs. To eliminate the possibility of entering erroneous data in the latches, the enable should be held HIGH (inactive) while the address lines are changing. In


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
MR, E	Master Reset, Enable Inputs	1.0/1.0	20μA/0.6mA
A <sub>0</sub> , A <sub>2</sub>	Address Inputs	1.0/1.0	20μA/0.6mA
D	Data Input	1.0/1.0	20μA/0.6mA
Q <sub>0</sub> -Q <sub>7</sub>	Outputs	50/33	1mA/20mA


One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.

the 1-of-8 decoding or demultiplexing mode ( $\overline{MR} = \overline{E} = LOW$ ), addressed outputs will follow the level of the D inputs, with all other outputs LOW. In the Master Reset mode, all outputs are LOW and unaffected by the Address and Data inputs.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



#### **MODE SELECT—FUNCTION TABLE**

OPERATING MODE			INF	UTS						OUTPU	TS			
	CLR	Ē	D	Ao	A <sub>1</sub>	A <sub>2</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>	Q <sub>5</sub>	Q <sub>6</sub>	Q <sub>7</sub>
Master Reset	L	Н	Х	Х	Х	Х	L	L	L	L	L	L	L	L
Demultiplex (active HIGH decoder when D = H)	L L	L L L	d d • • •	L H L ••• H	L L H •• H	L L H	Q=d L L	L Q=d L	L L Q=d	L L	L L	L L •	L L	L L Q=d
Store (do nothing)	Н	Н	х	Х	X	X	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	$q_3$	q <sub>4</sub>	q <sub>5</sub>	q <sub>6</sub>	<b>q</b> <sub>7</sub>
Addressable latch	H H	L L .	d d	H L	L H	L L	Q = d q <sub>0</sub> q <sub>0</sub>	q <sub>1</sub> Q=d q <sub>1</sub>	q <sub>2</sub> q <sub>2</sub> Q = d	q <sub>3</sub> q <sub>3</sub> q <sub>3</sub>	Q <sub>4</sub> Q <sub>4</sub> Q <sub>4</sub>	q <sub>5</sub> q <sub>5</sub> q <sub>5</sub>	q <sub>6</sub> q <sub>6</sub> q <sub>6</sub>	9 <sub>7</sub> 9 <sub>7</sub> 9 <sub>7</sub>
	H	L	d	Н	Н	Н	$q_0$	q <sub>1</sub>	$q_2$	q <sub>3</sub>	q <sub>4</sub>	q <sub>5</sub>	q <sub>6</sub>	Q=d

H = HIGH voltage level steady state.

L = LOW voltage level steady state.

X = Don't care.

A = Don't care.

d = HIGH or LOW data one setup time prior to the LOW-to-HIGH Enable transition.
q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.

**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	-0.5 to +7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER				HAUT	
	PARAMETER	Γ	Min	Nom	Max	UNIT
.,	Complement	Mil	4.5	5.0	5.5	V
$v_{cc}$	Supply voltage	Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				- 18	mA
Гон	HIGH-level output current				- 1	mA
l <sub>OL</sub>	LOW-level output current				20	mA
<del>-</del>		Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	750	CONDITIONS1					
	PARAMETER	IESI	CONDITIONS		Min	Typ <sup>2</sup>	Max	UNIT
\/	IIIOI I I and antant nation	$V_{CC} = MIN, V_{IL} = MAX, I_{OH} = MAX,$ $V_{IH} = MIN$ $Com'I$			2.5	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage				2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5	V
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{1K}$				- 0.73	- 1.2	٧
l <sub>i</sub>	Input clamp current at maximum input voltage	V <sub>CC</sub> =	= MAX, V <sub>I</sub> = 7.0V				1.0	mA
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> =	= MAX, V <sub>I</sub> = 2.7V				20	μА
I <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> =	= MAX, V <sub>I</sub> = 0.5V			- 0.4	- 0.6	mA
Ios	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX$			- 60	- 90	- 150	mA
	Complex courses 44 (Actal)	V MAY	I <sub>CCH</sub> Output	I <sub>CCH</sub> Output HIGH			40	mA
Icc	Supply current <sup>4</sup> (total)	$V_{CC} = MAX$	I <sub>CCL</sub> Output			75	mA	

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

4. Measure  $I_{\mbox{\footnotesize{CC}}}$  with the inputs grounded and the outputs open.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

				54/74F			4F	7	4F	
PARAMETER		TEST CONDITIONS	V	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A$ , $V_{CC} = Mii$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC} = Com'l$ $C_L = 50pF$ $R_L = 500\Omega$	
		Min	Тур	Max	Min	Max	Min	Max		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Enable to output	Waveform 1	6.0 3.0	8.0 5.0	10.5 7.0			6.0 3.0	12.0 7.0	ns
t <sub>PLH</sub>	Propagation delay Data to output	Waveform 2	5.0 3.0	6.5 4.5	9.0 6.5			5.0 2.5	10.0 7.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Address to output	Waveform 3	5.0 4.0	9.5 6.5	13.0 9.0			5.0 4.0	14.5 9.5	ns
t <sub>PHL</sub>	Propagation delay Master Reset to output	Waveform 4	5.0	7.0	9.0			5.0	10.0	ns

NOTE

Subtract 0.2ns from minimum values for SO package.

### **AC SETUP REQUIREMENTS**

			1	54/74F		5	4F	7	4F		1
PARAMETER		TEST CONDITIONS	V	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$			$T_A$ , $V_{CC} = Mil$ $C_L = 50pF$ $R_L = 500\Omega$		A, Com'l : 50pF : 500Ω	UNIT	
			Min	Тур	Max	Min	Max	Min	Max		
t <sub>W</sub>	Enable pulse width	Waveform 1	4.0			4.0		4.0		ns	]
t <sub>W</sub>	Master Reset pulse width	Waveform 4	4.0			4.0		4.0		ns	1
t <sub>s</sub> (H)	Setup time HIGH, Data to Enable	Waveform 5	4.0			4.0		4.0		ns	
t <sub>s</sub> (L)	Setup time LOW, Data to Enable	Waveform 5	4.0			4.0		4.0		ns	1
t <sub>h</sub> (H)	Hold time HIGH, Data to Enable	Waveform 5	1.0			1.0		1.0		ns	1
t <sub>h</sub> (L)	Hold time LOW, Data to Enable	Waveform 5	1.0			1.0		1.0		ns	
t <sub>s</sub>	Setup time, Address to Enable <sup>(a)</sup>	Waveform 6	4.0			4.0		4.0		ns	
t <sub>h</sub>	Hold time, Address to Enable <sup>(b)</sup>	Waveform 6	0			0		0		ns	


#### NOTES

5

a. The Address to Enable setup time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.


b. The Address to Enable hold time is the time after the LOW-to-HIGH Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**

### TEST CIRCUIT FOR TOTEM-POLE OUTPUTS




#### DEFINITIONS

 $R_L = Load$  resistor to GND; see AC CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $\ensuremath{\mathsf{R}}_T = \ensuremath{\mathsf{Termination}}$  resistance should be equal to  $\ensuremath{\mathsf{Z}}_{OUT}$  of pulse generators.



FAMILY	INPUT PULSE REQUIREMENTS								
	Amplitude	Rep. Rate	Pulse Width	<sup>t</sup> TLH	†THL				
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns				

### FAST 54/74F269

## 8-BIT COUNTER

### Preliminary

- · Synchronous counting and loading
- Built-in lookahead carry capability
- Count frequency 100MHz
- Supply current 65mA typ

#### DESCRIPTION

The 'F269 is a fully synchronous 8-stage up/down counter featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the rising edge of the clock.

## 8-Bit Bidirectional Binary Counter

TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)	
74F269	100MHz	65mA	

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to +70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F269N	
Plastic SO	N74F269D	
Ceramic DIP		
Ceramic LLCC		

SO package is surface-mounted micro-miniature DIP available 1984.


LLCC is 20-pin surface-mounted leadless chip carrier.

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
P <sub>0</sub> -P <sub>7</sub>	Parallel Data Inputs	1.0/1.0	20μA/0.6mA
PE	Parallel Enable Input (Active LOW)	1.0/1.0	20μA/0.6mA
U/D	Up-Down Count Control Input	1.0/1.0	20μA/0.6mA
CEP	Count Enable Parallel Input (Active LOW)	1.0/1.0	20μA/0.6mA
CET	Count Enable Trickle Input (Active LOW)	1.0/1.0	20μA/0.6mA
CP	Clock Input	1.0/1.0	20μA/0.6mA
TC	Terminal Count Output (Active LOW)	1.0/1.0	20μA/0.6mA
Q <sub>0</sub> -Q <sub>7</sub>	Flip-Flop Outputs	50/33	1mA/20mA

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



## FAST 54/74F269

### Preliminary

#### LOGIC DIAGRAM



#### **FUNCTION TABLE**

PE	CEP	CET	U/D	СР	
L	х	х	х	^	Parallel load all flip flops
Н	н	Х	Х		Hold
H	Х	н	х	^	Hold (TC held high)
Н	L	L	н	^	Count up
Н	L	L	٦	^	Count down

5

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
VIN	Input voltage	- 0.5 to + 7.0	-0.5 to +7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
l <sub>out</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER				54/74F		
	PARAMETER	Min		Nom	Max	UNIT
V	Cumply voltage	Mil	4.5	5.0	5.5	٧
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
lik	Input clamp current	}			- 18	mA
Іон	HIGH-level output current				- 1	mA
IOL	LOW-level output current				20	mA
T <sub>A</sub> Operating free-a	Operating free pir temperature	Mil	- 55		125	°C
	Operating free-air temperature	Com'i	0		70	°C

## 8-BIT COUNTER

### Preliminary

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

DADAMETED		TECT	TEST CONDITIONS <sup>1</sup>			54/74F269		
1	PARAMETER	1531	TEST CONDITIONS			Typ <sup>2</sup>	Max	UNIT
V	LICH level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = I	MAX, I <sub>OH</sub> = MAX,	Mil	2.5	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	V <sub>IH</sub> =	V <sub>IH</sub> = MIN		2.7	3.4		٧
VoL	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$			0.35	0.5	٧	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				- 0.73	- 1.2	٧
l <sub>1</sub>	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$			5	100	μА	
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> =	MAX, $V_1 = 2.7V$			1	20	μΑ
IIL	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$			- 0.4	- 0.6	mA	
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		- 60	- 115	- 150	mA	
	Supply current (total)	V - MAY	I <sub>CCH</sub> Outputs I	HIGH		50	70	mA
lcc	Supply Current (total)	V <sub>CC</sub> = MAX	V <sub>CC</sub> = MAX I <sub>CCL</sub> Outputs L			80	100	mA

#### NOTES

2. All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25 °C.

## AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

	PARAMETER	TEST CONDITIONS	v	$54/74F$ $A = +25^{\circ}$ $CC = +5.00$ $C_L = 5000$ $C_L = 5000$	0 <b>V</b> F	T <sub>A</sub> , N C <sub>L</sub> =	1F V <sub>CC</sub> 1il 50pF 500Ω	Co C <sub>L</sub> =	V <sub>CC</sub> m'l	UNIT
		'	Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	80	100		60		70		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	CP to Qn CP to Qn	Waveform 1	3.0 4.5	6.0 7.5	10.0 10.0	2.5 4.0	12.0 12.0	2.5 4.0	11.0 11.0	ns
t <sub>PLH</sub>	U/D to TC, CET to TC CP to TC	Waveform 1	6.0 5.0	10.0 8.0	15.0 15.0	5.0 4.0	17.0 17.0	5.0 4.0	16.0 16.0	ns

NOTE

Subtract 0.2ns from minimum values for SO package.

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

## Preliminary

### **AC SETUP REQUIREMENTS**

				54/74F		54	F	74	F	
PARAMETER		TEST CONDITIONS	TA = $+25^{\circ}$ C  V <sub>CC</sub> = $+5.0$ V C <sub>L</sub> = $50$ pF R <sub>L</sub> = $500\Omega$		$T_A$ , $V_{CC}$ Mil $C_L = 50 pF$ $R_L = 500 \Omega$		$T_A$ , $V_{CC}$ Com'I $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	Min	Max	1
t <sub>s</sub> (H) t <sub>s</sub> (L)	Data to CP Data to CP	Waveform 2	5.0 5.0			6.0 6.0		5.0 5.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Data to CP Data to CP	Waveform 2	0 0			0 0		0 0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	PE to CP PE to CP	Waveform 2	12 12			14 14		12 12		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	PE to CP PE to CP	Waveform 2	0 0			0		0 0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	CET or CEP to CP CET or CEP to CP	Waveform 2	10 10			11 11		10 10		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	CET or CEP to CP CEP or CET to CP	Waveform 2	0			0		0		ns
t <sub>w</sub> (H)	Clock pulse width	Waveform 1	5			7		6		ns

#### **AC WAVEFORMS**




5

## 8-BIT COUNTER

### Preliminary

### **TEST CIRCUITS AND WAVEFORMS**



#### SWITCH POSITION


TEST	SWITCH
t <sub>PLZ</sub> t <sub>PZL</sub> All other	closed closed open
	<del></del>

#### DEFINITIONS

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



F4440.V	INPUT PULSE REQUIREMENTS					
FAMILY	Amplitude	Rep. Rate	Pulse Width	†TLH	tTHL	
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns	

FLIP-FLOP

## FAST 54/74F273

TYPICAL SUPPLY CURRENT

(Total)

Octal D Flip-Flop

#### Preliminary

- High impedance NPN base inputs for reduced loading (20μA in LOW and HIGH states)
- Ideal buffer for MOS microprocessor or memory
- Eight edge-triggered D-type flip-flops
- Buffered common clock
- Buffered, asynchronous Master Reset
- See 'F377 for Clock Enable version
- See 'F373 for transparent latch version
- See 'F374 for 3-State version

#### DESCRIPTION

The 'F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

## OBDEDING CODE

**TYPE** 

74F273

ORDERING CODE								
PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C						
Plastic DIP	N74F273N							
Plastic SO	N74F273D							
Ceramic DIP								
Ceramic LLCC								

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

TYPICAL PROPAGATION

DELAY

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
D <sub>0</sub> -D <sub>7</sub>	Data Inputs	1.0/0.033	20μΑ/20μΑ
MR	Master Reset (Active LOW)	1.0/0.033	20μΑ/20μΑ
CP	Clock Pulse Input (Active Rising Edge)	1.0/0.033	20μΑ/20μΑ
Q <sub>0</sub> -Q <sub>7</sub>	Data Outputs	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the  $\overline{\text{MR}}$  input. The device is useful for applications where the true

output only is required and the Clock and Master Reset are common to all storage elements.


#### PIN CONFIGURATION



#### LOGIC SYMBOL




### LOGIC SYMBOL (IEEE/IEC)



5

FAST 54/74F273

## FLIP-FLOP Preliminary



#### **MODE SELECT—FUNCTION TABLE**

OPERATING MODE		INPUTS				
OPERATING MODE	MR	СР	D <sub>n</sub>	Qn		
Reset (clear)	L	Х	х	L		
Load "1"	Н	1	h	н		
Load "0"	Н	t	ı	L		

- H = HIGH voltage level steady state.
- h = HIGH voltage level one setup time prior to the LOWto-HIGH clock transition.
- L = LOW voltage level steady state.
- I = LOW voltage level one setup time prior to the LOWto-HIGH clock transition.
- X = Don't care
- 1 = LOW-to-HIGH clock transition.

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>out</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
l <sub>out</sub>	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER			54/74F		HAUT
	PANAMETER		Min	Nom	Max	UNIT
V	Cumply valence	Mil	4.5	5.0	5.5	٧
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage	·	2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				- 18	mA
Тон	HIGH-level output current		T		-1	mA
I <sub>OL</sub>	LOW-level output current				20	mA
_	Operating free-air temperature	Mil	- 55		125	°C
T <sub>A</sub>		Com'l	0		70	°C

## FLIP-FLOP

### Preliminary

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TEGE CONDITIONS	1			54/74F273			
		TEST CONDITIONS <sup>1</sup>		Min Typ <sup>2</sup>		Max	UNIT		
		$V_{CC} = MIN, V_{IH} = MIN, V_{II} = MAX$	Mil	2.5			٧		
V <sub>OH</sub>	HIGH-level output voltage	V <sub>OH</sub> = MAX	Com'l	2.7			٧		
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$			0.35	0.5	٧		
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$	$V_{CC} = MIN, I_I = I_{IK}$			- 1.2	٧		
I <sub>1</sub>	Input clamp current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V				1.0	mA		
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$				20	μА		
I <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_I = 0.5V$				- 20	mA		
Ios	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		- 40		- 100	mA		
Icc	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX			50	60	mA		

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

3. Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

4. Measure I<sub>CC</sub> after a momentary ground, then 4.5V is applied to clock with all out plus open and 4.5V applied to all Data inputs and the Master Reset input.

# AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

PARAMETER		TEST CONDITIONS		54/74F = + 25 c = + 5 c = 50p l <sub>L</sub> = 500	°C .0V oF	T <sub>A</sub> , N C <sub>L</sub> =	4F V <sub>CC</sub> Nil 50pF 500Ω	T <sub>A</sub> , Cc C <sub>L</sub> =	4F V <sub>CC</sub> om'l : 50pF : 500Ω	UNIT
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	Waveform 1	100			70		80		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Output	Waveform 1		7 8				4.0 4.0	11 12	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay MR to Output	Waveform 2		8 8				4.0 4.0	12 12	ns

NOTE

Subtract 0.2ns from minimum values for SO package.

#### **AC SETUP REQUIREMENTS**


PARAMETER				54/74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V		54F  T <sub>A</sub> , V <sub>CC</sub> Mil  C <sub>L</sub> = 50pF  R <sub>L</sub> = 500Ω		$74F$ $T_{A}, V_{CC}$ $Com'l$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
		TEST CONDITIONS	$C_L = 50pF$ $R_L = 500\Omega$							
			Min	Тур	Max	Min	Max	Min	Max	1
t <sub>W</sub> (L)	Clock pulse width (LOW)	Waveform 1						4		
tw	Master Reset pulse width	Waveform 2						4		
t <sub>s</sub> (H)	Setup time, HIGH data to CP	Waveform 3						3		
t <sub>h</sub> (H)	Hold time, HIGH data to CP	Waveform 3						1		
t <sub>s</sub> (L)	Setup time, LOW data to CP	Waveform 3						3		
t <sub>h</sub> (L)	Hold time, LOW data to CP	Waveform 3						1		
t <sub>rec</sub>	Recovery time, MR to CP	Waveform 2						3		

5


### FLIP-FLOP

#### **Preliminary**

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



## 9-Bit Odd/Even Parity Generator/Checker

- High impedance NPN base inputs for reduced loading (20μA in LOW and HIGH states)
- Buffered inputs one normalized load
- Word length easily expanded by cascading

#### DESCRIPTION

The 'F280A is a 9-bit parity generator or checker commonly used to detect errors in high-speed data transmission or data retrieval systems. Both Even and Odd parity outputs are available for generating or checking even or odd parity on up to 9 bits.

The Even parity output  $(\Sigma_{\rm E})$  is HIGH when an even number of Data inputs  $({\rm I_0-I_8})$  are HIGH. The Odd parity output  $(\Sigma_{\rm O})$  is HIGH when an odd number of Data inputs are HIGH.

Expansion to larger word sizes is accomplished by tying the Even outputs ( $\Sigma_{\rm E}$ ) of up to nine parallel devices to the Data inputs of the final stage. This expansion scheme allows an 81-bit data word to be checked in less than 25ns with the 'F280A.

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT
74F280A	9.0 ns	26 mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F280AN	
Plastic SO	N74F280AD	
Ceramic DIP		S54F280AF
Ceramic LLCC		S54F280AG

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.


## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
10-18	Data Inputs	1.0/0.033	20μΑ/20μΑ
$\Sigma_{E}, \Sigma_{O}$	Parity Outputs	50/33	1.0mA/20mA


NOTE Ope (1

One (1.0) FAST unit load is defined as:  $20\mu\mathrm{A}$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



5

## PARITY GENERATOR/CHECKER

#### LOGIC DIAGRAM



#### **FUNCTION TABLE**

INPUTS	OUT	PUTS
Number of HIGH Data inputs (I <sub>0</sub> -I <sub>8</sub> )	$\Sigma_{E}$	Σο
Even — 0, 2, 4, 6, 8	Н	L
Odd — 1, 3, 5, 7, 9	L	H

H = HIGH voltage level

L = LOW voltage level

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	-0.5 to +7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
IIN	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
lout	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

### **RECOMMENDED OPERATING CONDITIONS**

	DADAMETED			54/74F		LIMIT
	PARAMETER		Min	Nom	Max	UNIT
\ \ \	Supply voltage	Mil	4.5	5.0	5.5	٧
V <sub>CC</sub>	Supply Voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				<b>– 18</b>	mA
I <sub>OH</sub>	HIGH-level output current				. – 1	mA
l <sub>OL</sub>	LOW-level output current				20	mA
_		Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

## PARITY GENERATOR/CHECKER

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DARAMETER	TEST CON	54	UNIT				
	PARAMETER	IESI CON	Min	Typ <sup>2</sup>	Max	UNII		
,,	HIGH-level output voltage	$V_{CC} = MIN, V_{IL} = MAX,$	_ MAY	Mil	2.5	3.4		٧
V <sub>OH</sub>	nigh-level output voltage	$V_{IH} = MIN$	I <sub>OH</sub> = MAX	Com'l	2.7	3.4		٧
VoL	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$			0.35	0.5	٧	
VIK	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{1K}$				- 0.73	- 1.2	٧
l <sub>1</sub>	Input clamp current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V			0.5	1	mA	
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7V			4.0	20	μА	
1 <sub>1L</sub>	LOW-level input current	V <sub>CC</sub> = MA	$V_1 = 0.5V$			-0.1	-20	μΑ
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX	$V_0 = 0.0V$		- 60	-114	- 150	mA
Icc	Supply current <sup>4</sup> (total)	V <sub>CC</sub> =	MAX			26	35	mA

#### NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.
- Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, protonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.
- 4. ICC is measured with all inputs grounded and all outputs open.


## AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

			54/74F 54F					7	4F	
	PARAMETER	TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A$ , $V_{CC} = Mil$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC} =$ $Com'l$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	]
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to Even output	Waveforms 1 & 2	5.0 9.0	7.0 11.1	9.0 13.0	5.0 7.0	11.0 17.0	5.0 7.5	10.0 14.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to Odd output	Waveforms 1 & 2	6.5 7.0	8.6 9.1	10.5 11.0	6.5 5.0	12.0 16.0	6.5 6.0	11.0 13.0	ns

#### NOTE

Subtract 0.2ns from minimum values for SO package.

#### **AC WAVEFORMS**




5

## PARITY GENERATOR/CHECKER

#### **TEST CIRCUITS AND WAVEFORMS**


## TEST CIRCUIT FOR TOTEM POLE OUTPUTS



#### **DEFINITIONS**

 $R_L$  = Load resistor to GND; see AC CHARACTERISTICS for value.  $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R<sub>T</sub> = Termination resistance should be equal to Z<sub>OUT</sub> of pulse generators.



	INPUT PULSE REQUIREMENTS										
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>†</sup> TLH	†THL						
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns						

#### Preview

- High-speed 4-bit binary addition
- Cascadable in 4-bit increments
- Fast internal carry lookahead

#### DESCRIPTION

The 'F283 adds two 4-bit binary words  $(A_n$  plus  $B_n)$  plus the incoming carry. The binary sum appears on the Sum outputs  $(\Sigma_1 - \Sigma_4)$  and the outgoing carry  $(C_{OUT})$  according to the equation:

$$\begin{aligned} &C_{\text{IN}} + (A_1 + B_1) + 2(A_2 + B_2) + 4(A_3 + B_3) \\ &+ 8(A_4 + B_4) = \Sigma_1 + 2\Sigma_2 + 4\Sigma_3 + 8\Sigma_4 \\ &+ 16C_{\text{OUT}} \end{aligned}$$

where (+) = plus.

Due to the symmetry of the binary add function, the 'F283 can be used with either all active HIGH operands (positive logic) or all active LOW operands (negative logic)—see Function Table. In case of all active LOW operands the results  $\Sigma_1 - \Sigma_4$  and  $C_{\rm OUT}$  should be interpreted also as active LOW. With active HIGH inputs,  $C_{\rm IN}$  cannot be left open; it must be held LOW when no "carry in" is intended. Interchanging inputs of equal weight does not affect the operation, thus  $C_{\rm IN}$ ,  $A_1$ ,  $B_1$  can arbitrarily be assigned to pins 5, 6, 7, etc.

## 4-Bit Binary Full Adder With Fast Carry

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F283		

#### ORDERING CODE

0	, OD _	
PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to +70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F283N	
Plastic SO	N74F283D	
Ceramic DIP		S54F283F
Ceramic LLCC		S54F283G

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
A <sub>1</sub> -A <sub>4</sub>	A Operand Inputs	1.0/2.0	20μA/1.2mA
B <sub>1</sub> -B <sub>4</sub>	B Operand Inputs	1.0/2.0	20μA/1.2mA
C <sub>IN</sub>	Carry Input	1.0/1.0	20μA/0.6mA
$\Sigma_1$ – $\Sigma_4$	Sum Outputs	50/33	1.0mA/20mA
C <sub>OUT</sub>	Carry Output	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and the 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL




### LOGIC SYMBOL (IEEE/IEC)



## **4-BIT ADDER**

## Preview

### LOGIC DIAGRAM



### **FUNCTION TABLE**

PINS	CIN	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	A <sub>4</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	B <sub>4</sub>	Σ1	$\Sigma_2$	Σ3	Σ4	C <sub>OUT</sub>
Logic Levels	L	L	н	L	Н	Н	L	L	Н	Н	Н	L	L	Н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

Example: 1001 1010 10011 (10+9=19)(carry + 5 + 6 = 12)

H = LOW voltage level
L = LOW voltage level

#### **Preview**

Due to pin limitations, the intermediate carries of the 'F283 are not brought out for use as inputs or outputs. However, other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. Figure a shows how to make a 3-bit adder. Tying the operand inputs of the fourth adder (A3, B3) LOW makes S3 dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle. Figure b shows a way of dividing the 'F283 into a 2-bit and a 1-bit adder. The third stage adder (A2, B2, S2) is used merely as a means of getting a carry (C10) signal into the fourth stage (via A2 and B2) and bringing out the carry from the second stage on S2. Note that as long as A2 and B2 are the same, whether HIGH or LOW, they do not influence S2. Similarly, when A2 and B2 are the same the carry into the third stage does not influence the carry out of the third stage. Figure c shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs So, S1 and S2 present a binary number equal to the number of inputs I1-I5 that are true. Figure d shows one method of implementing a 5-input majority gate. When three or more of the inputs I1-I5 are true, the output M<sub>5</sub> is true.




Figure a. 3-Bit Adder




Figure b. 2-Bit and 1-Bit Adders




Figure c. 5-Input Encoder




Figure d. 5-Input Majority Gate



## ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT			
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧			
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧			
I <sub>IN</sub>	Input current	- 30 to + 5	– 30 to + 5	mA			
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧			
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA			
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C			

## 4-BIT ADDER

## Preview

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F		UNIT
	FARAMETER		Min	Nom	Max	UNIT
	Constitution of the consti	Mil	4.5	5.0	5.5	V
V <sub>CC</sub>	Supply voltage	Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage	!	2.0			· V
VIL	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				- 18	mA
Гон	HIGH-level output current				<b>– 1</b>	mA
IOL	LOW-level output current				20	mA
<del>-</del>		Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER	TEST CONDI	TIONS!				UNIT	
	PARAMETER	1EST CONDI	HONS		Min	Typ <sup>2</sup>	Max	UNII
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	LICH level autout valtage	$V_{CC} = MIN, V_{II} = MAX, I_{C}$	$V_{CC} = MIN, V_{II} = MAX, I_{OH} = MAX$ Mil		2.5	3.4		٧,
V <sub>OH</sub>	HIGH-level output voltage	V <sub>IH</sub> = MIN		Com'l	2.7	3.4		V
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{II}$	= MAX, I <sub>OL</sub> =	MAX		0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_i = I_{iK}$				- 0.73	- 1.2	V
1,	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V			5	100	μА
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = MAX, V	′ <sub>1</sub> = 2.7V			1	20	μΑ
	LOW lovel input surrent	V MAY V OEV	A <sub>1</sub> -A <sub>4</sub> ,	B <sub>1</sub> -B <sub>4</sub>			- 1.2	mA
111	LOW-level input current	$V_{CC} = MAX, V_I = 0.5V$ $C_{IN}$			- 0.4	- 0.6	mA	
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX			- 60	- 80	- 150	mA
Icc	Supply current <sup>4</sup> (total)	$V_{CC} = M_A$	AX				55	mA

I<sub>CC</sub> should be measured with all outputs open and the following conditions: Condition 1: all inputs grounded

Condition 2: all B inputs LOW, other inputs at 4.5V

Condition 3: all inputs at 4.5V.

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.


<sup>3.</sup> Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.

# 4-BIT ADDER Preview


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

			54/74F			54F		7		
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A, V_{CC}$ $Mil$ $C_L = 50pF$ $R_L = 500\Omega$		T <sub>A</sub> , V <sub>CC</sub> Com'l C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		UNIT
			Min	Тур	Max	Min	Max	Min	Max	]
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay $C_{IN}$ to $\Sigma_i$	Waveforms 1 and 2	3.5 4.0	7.0 7.0	9.9 9.5	3.5 4.0	14.0 14.0	3.5 4.0	10.5 10.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay $A_i$ or $B_i$ to $\Sigma_i$	Waveforms 1 and 2	4.0 3.5	7.0 7.0	9.5 9.5	4.0 3.5	14 14	4.0 3.5	10.5 10.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay C <sub>IN</sub> to C <sub>OUT</sub>	Waveform 2	3.5 3.0	5.7 5.4	7.5 7.0	3.5 3.0	10.5 10	3.5 3.0	8.5 8.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay A <sub>i</sub> or B <sub>i</sub> to C <sub>OUT</sub>	Waveforms 1 and 2	3.5 3.0	5.7 5.3	7.5 7.0	3.5 3.0	10.5 10	3.5 3.0	8.5 8.0	ns

## **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



## MULTIPLEXER

## Preliminary

# Fully synchronous operation

- Select from two data sources
- Buffered, negative edge triggered clock

## **Quad 2-Input Multiplexer With Storage**

TYPE	TYPICAL, f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
74F298	105MHz	36mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F298N	
Plastic SO	N74F298D	
Ceramic DIP		
Ceramic LLCC	•	• /

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

#### **DESCRIPTION**

This device is a high-speed Multiplexer with storage. It selects 4 bits of data from two sources (Ports) under the control of a common Select input (S). The selected data is transferred to the 4-bit output register synchronous with the HIGH-to-LOW transition of the Clock input  $(\overline{CP})$ . The 4-bit register is fully edge triggered. The Data inputs ( $I_0$  and  $I_1$ ) and Select input (S) must be stable only one setup time prior to the HIGH-to-LOW transition of the clock for predictable operation.


## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
I <sub>1a</sub> , I <sub>1b</sub> , I <sub>1c</sub> , I <sub>1d</sub>	Data Inputs	1.0/1.0	20μA/0.6mA
I <sub>0a</sub> , I <sub>0b</sub> , I <sub>0c</sub> , I <sub>0d</sub>	Data Inputs	1.0/1.0	20μA/0.6mA
s	Select Input	1.0/1.0	20μA/0.6mA
CP	Clock Pulse Input (Active Falling Edge)	1.0/1.0	20μA/0.6mA
Q <sub>a</sub> , Q <sub>b</sub> , Q <sub>c</sub> , Q <sub>d</sub>	Outputs	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL




## LOGIC SYMBOL (IEEE/IEC)



## Preliminary

#### LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

## **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER			54/74F		UNIT
	PANAMETER		Min	Nom	Max	UNII
, , , , , , , , , , , , , , , , , , ,	Supply voltage	Mil	4.5	5.0	5.5	٧
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				- 18	mA
Іон	HIGH-level output current				-1	mA
IOL	LOW-level output current				20	mA
_	Operating free six temperature	Mil	<b>–</b> 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

5

## **MULTIPLEXER**

## **Preliminary**

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS <sup>1</sup>		UNIT			
PARAMETER	TEST CONDITIONS		Min	Typ <sup>2</sup>	UNII	
V <sub>OH</sub> HIGH-level output voltage	$V_{CC} = MIN, V_{IL} = MAX, I_{OH} = MAX,$	Mil	2.5	3.4		٧
VOH HIGH-level output voltage	V <sub>IH</sub> = MIN	Com'l	2.7	3.4		٧
V <sub>OL</sub> LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{O}$		0.35	0.5	٧	
V <sub>IK</sub> Input clamp voltage	$V_{CC} = MIN, I_i = I_{iK}$		- 0.73	- 1.2	V	
I <sub>1</sub> Input clamp current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$				0.1	mA
I <sub>IH</sub> HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$			1	20	μΑ
I <sub>IL</sub> LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$			- 0.4	- 0.6	mA
I <sub>OS</sub> Short-circuit output current <sup>3</sup>	$V_{CC} = MAX$		- 60	- 80	- 150	mA
I <sub>CC</sub> Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX			36	46	mA

#### NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.
- 3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.
- 4. ICC is measured after applying a momentary 4.5V followed by ground to the Clock input, with all other inputs LOW and all outputs open.

## AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

		54/74F 54F		54/74F			74F		
PARAMETER	TEST CONDITIONS	$V_{CC} = +5.0$ $C_{L} = 50 \text{pF}$		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC} = Mil$ $C_L = 50pF$ $R_L = 500\Omega$		$T_{A},$ $V_{CC} = Com'l$ $C_{L} = 50pF$ $R_{L} = 500\Omega$	
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub> Maximum clock frequency	Waveform 1	105			90		-90		MHz
t <sub>PLH</sub> Propagation delay, t <sub>PHL</sub> Clock to Output	Waveform 1	3.5 3.5		7.0 7.0	3.0 3.0	10.0 10.0	3.5 3.5	9.0 9.0	ns

NOTE

Subtract 0.2ns from minimum values for SO package.


## AC SETUP REQUIREMENTS

	PARAMETER	TEST CONDITIONS					$74F$ $T_{A},$ $V_{CC} = Com'I$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT	
ļ.	45		Min	Тур	Max	Min	Max	Min	Max	
t <sub>W</sub>	Clock pulse width	Waveform 1	5.0			5.0		5.0		ns
ts	Setup time, Data to Clock	Waveform 2	4.0			4.0		4.0		ns
t <sub>n</sub>	Hold time, Data to Clock	Waveform 2	0			1.0		1.0		ns
ts	Setup time, Select to Clock	Waveform 2	8.0			9.0		9.0		ns
t <sub>h</sub>	Hold time, Select to Clock	Waveform 2	.0			0		0		ns


## **MULTIPLEXER**

## Preliminary

# **AC WAVEFORMS**



## **TEST CIRCUITS AND WAVEFORMS**



## REGISTER FAST 54/74F299

#### Preview

# Common parallel I/O for reduced pin count

- Additional Serial inputs and outputs for expansion
- Four operating modes: Shift Left, Shift Right, Load and Store
- 3-State outputs for busoriented applications

## DESCRIPTION

The 'F299 is an 8-bit universal shift/storage register with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops  $Q_0$  and  $Q_7$  to allow easy serial cascading. A separate active-LOW Master Reset is used to reset the register.

The 'F299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by  $S_0$  and  $S_1$ , as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode.  $Q_0$  and  $Q_7$  are also brought out on other pins for expansion in serial shifting of longer words.

## 8-Input Universal Shift/Storage Register (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F299		

## **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES $V_{CC} = 5V \pm 5\%; T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F299N	·
Plastic SO	N74F299D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.


## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20μA0.6mA
DS <sub>0</sub>	Serial Data Input for Right Shift	1.0/1.0	20μA/0.6mA
DS <sub>7</sub>	Serial Data Input for Left Shift	1.0/1.0	20μA/0.6mA
S <sub>0</sub> , S <sub>1</sub>	Mode Select Inputs	1.0/2.0	20μA/1.2mA
MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	20μA/0.6mA
$\overline{OE}_1, \overline{OE}_2$	3-State Output Enable Inputs (Active LOW)	1.0/1.0	20μA/0.6mA
1/0 <sub>0</sub> , 1/0 <sub>7</sub>	Parallel Data Inputs or 3-State Parallel Outputs	1.0/1.0 150/33	20μA/0.6mA 3.0mA/20mA
$Q_0, Q_7$	Serial Outputs	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



## LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



# 5

## REGISTER

## Preview


A LOW signal on MR overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided

only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either  $\overline{OE}_1$  or  $\overline{OE}_2$  disables the 3-state buffers and puts the I/O pins in

the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both  $\rm S_0$  and  $\rm S_1$  in preparation for a parallel load operation.

#### LOGIC DIAGRAM



#### **FUNCTION TABLE**

	INP	UTS		RESPONSE
MR	S <sub>1</sub>	S <sub>0</sub>	СР	RESPONSE
L	Х	Х	Х	Asynchronous Reset; $Q_0 - Q_7 = LOW$
H	н	н	1	Parallel Load; I/O <sub>n</sub> →Q <sub>n</sub>
H	L	Н	1	Shift Right; DS <sub>0</sub> - Q <sub>0</sub> , Q <sub>0</sub> - Q <sub>1</sub> , etc.
H	н	L	1	Shift Left; DS <sub>7</sub> → Q <sub>7</sub> , Q <sub>7</sub> → Q <sub>6</sub> , etc.
Н	L	L	X	Hold

H = HIGH voltage level L = LOW voltage level

X = Don't care

1 = LOW-to-HIGH clock transition

## ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
VIN	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
lout	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

## Preview

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER						
			Min	Nom	Max	UNIT
.,	Constitution of the consti	Mil	4.5	5.0	5.5	٧
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage	1			0.8	٧
I <sub>IK</sub>	Input clamp current	1			- 18	mA
I <sub>OH</sub>	HIGH-level output current				- 3	mA
I <sub>OL</sub>	LOW-level output current				20	mA
<b>-</b>		Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

DADAMETER		TF0T 001	NDITIONS <sup>1</sup>					
	PARAMETER	TEST COI	Min	Typ <sup>2</sup>	Max	UNIT		
			MAY	Mil	2.4			٧
	IIICI I laval avitavit valtara	V BAINL V BANV	I <sub>OH</sub> = MAX	Com'l	2.7			٧
V <sub>OH</sub>	HIGH-level output voltage	$V_{CC} = MIN, V_{IL} = MAX$	44	Mil	2.5	3.4		V
			I <sub>OH</sub> = -1mA	Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN$	V <sub>IL</sub> = MAX, I <sub>OL</sub> =	= MAX		0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = M	$N, I_I = I_{IK}$			- 0.73	- 1.2	٧
I <sub>OZH</sub>	Off-state output current, HIGH-level voltage applied	$V_{CC} = MAX, V_{IH} = MIN, V_{O} = 2.4V$				2	. 0	μΑ
I <sub>OZL</sub>	Off-state output current LOW-level voltage applied	$V_{CC} = MAX, V_{IH} = MIN, V_{O} = 0.5V$				- 2	- 650	μΑ
l <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MA	Κ, V <sub>I</sub> = 7.0V			5	100	μА
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = MA	$V_{i} = 2.7V$			1	20	μА
	LOWLead in materials	V 144V V 05V	S <sub>0</sub> , S <sub>1</sub>	1			- 1.2	mA
IIL.	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$	Other inp	outs		- 0.4	- 0.6	mA
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX			- 60	- 80	- 150	mA
				ts HIGH				mA
$I_{CC}$	Supply current (total)	$V_{CC} = MAX$	I <sub>CCL</sub> Output	ts LOW			92	mA
			I <sub>CCZ</sub> Outputs OFF					mA

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
 Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

## Preview

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

				54/74F		5-	4F	7.	4F	
PARAMETER		TEST CONDITIONS	$T_{A}=+25^{\circ}C$ $V_{CC}=+5.0V$ $C_{L}=50pF$ $R_{L}=500\Omega$			$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_{A}, V_{CC}$ $Com'l$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>max</sub>	Maximum Input Frequency	Waveform 2	70	100				70		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to Q <sub>0</sub> or Q <sub>7</sub>	Waveform 2	4.0 3.5	7.0 6.5	9.0 8.5			4.0 3.5	10 9.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to I/O <sub>n</sub>	Waveform 2	4.0 5.0	7.0 8.5	9.0 11			4.0 5.0	10 12	ns
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>0</sub> or Q <sub>7</sub>	Waveform 3	4.5	7.5	9.5			4.5	10.5	ns
t <sub>PHL</sub>	Propagation Delay MR to I/O <sub>n</sub>	Waveform 3	6.5	11	14			6.5	15	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time	Waveform 4 Waveform 5	3.5 4.0	6.0 7.0	8.0 10.0			3.5 4.0	9.0 11	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time	Waveform 4 Waveform 5	2.5 2.0	4.5 4.0	6.0 5.5			2.5 2.0	7.0 6.5	ns

NOTE

Subtract 0.2ns from minimum values for SO package.


# 5

## **AC SETUP REQUIREMENTS**

				54/74	F		4F	7	4F	
PARAMETER		TEST CONDITIONS	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		$T_{A}, V_{CC}$ $Mil$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		$T_A$ , $V_{CC}$ Com'I $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	Min	Max	[]
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW $S_0$ or $S_1$ to CP	Waveform 1	8.5 8.5					8.5 8.5		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP	Waveform 1	0					0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW I/O <sub>n</sub> , DS <sub>0</sub> , DS <sub>7</sub> to CP	Waveform 1	5.0 5.0					5.0 5.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW I/O <sub>n</sub> , DS <sub>0</sub> , DS <sub>7</sub> to CP	Waveform 1	2.0 2.0					2.0 2.0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width, HIGH or LOW	Waveform 2	7.0 7.0					7.0 7.0		ns
t <sub>w</sub> (L)	MR Pulse Width LOW	Waveform 3	7.0					7.0		ns
t <sub>rec</sub>	Recovery Time MR to CP	Waveform 3	7.0					7.0		ns


## Preview

## **AC WAVEFORMS**



## Preview

#### **TEST CIRCUITS AND WAVEFORMS**




#### SWITCH POSITION

TEST	SWITCH
t <sub>PLZ</sub>	closed
t <sub>PZL</sub>	closed
All other	open

#### **DEFINITIONS**

- R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.
- $C_{\rm L}$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



F	INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>†</sup> TLH	tTHL			
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns			



## REGISTER

## Preview

# Multiplexed parallel I/O ports

- Separate Serial input and output
- Sign extend function
- 3-State outputs for bus applications

## 8-Bit Serial/Parallel Register With Sign Extend (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F322		60mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES  V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F322N	
Plastic SO	N74F322D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

## DESCRIPTION

The 'F322 is an 8-bit shift register with provision for either serial or parallel loading and with 3-State parallel outputs plus a bistate Serial output. Parallel Data inputs and outputs are multiplexed to minimize pin count. State changes are initiated by the rising edge of the clock. Four synchronous modes of operation are possible: hold (store), shift right with serial entry, shift right with sign extend, and parallel load. An asynchronous Master Reset ( $\overline{\text{M/R}}$ ) input overrides clocked operation and clears the register.

The 'F322 contains eight D-type edge-triggered flip-flops and the interstage gating required to perform right shift and the intrastage gating necessary for hold and synchronous parallel load operations. A LOW signal on RE enables shifting or parallel loading, while a HIGH signal enables the hold mode. A HIGH signal on S/P enables shift right, while a LOW signal disables the 3-State output buffers and enables parallel


## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
RE	Register Enable Input (Active LOW)	1.0/1.0	20μA/0.6mA
S/P	Serial (HIGH) or Parallel (LOW) Mode Control Input	1.0/1.0	20μA/0.6mA
SE	Sign Extend Input (Active LOW)	1.0/3.0	20μA/1.8mA
S	Serial Data Select Input	1.0/2.0	20μA/1.2mA
D <sub>0</sub> , D <sub>1</sub>	Serial Data Inputs	1.0/1.0	20μA/0.6mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20μA/0.6mA
MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	20μA/0.6mA
ŌĒ	3-State Output Enable Input (Active LOW)	1.0/1.0	20μA/0.6mA
$Q_0$	Bi-state Serial Output	50/33	1.0mA/20mA
10 10	Multiplexed Parallel Data Inputs or	1.0/1.0	20μA/0.6mA
1/0 <sub>0</sub> -1/0 <sub>7</sub>	3-State Parallel Data Outputs	150/33	3.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as 20µA in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



## LOGIC SYMBOL (IEEE/IEC)




## Preview

loading. In the shift right mode a HIGH signal on  $\overline{\text{SE}}$  enables serial entry from either Do or D1, as determined by the S input. A LOW signal on SE enables shift right but Q7

reloads its contents, thus performing the sign extend function required for the 'LS384 Two's Complement Multiplier. A HIGH signal on OE disables the 3-State output buf-

fers, regardless of the other control inputs. In this condition the shifting and loading operations can still be performed.

#### LOGIC DIAGRAM



## **FUNCTION TABLE**

MODE		INPUTS				OUTPUTS										
WIODE	MR	RE	S/P	SE	S	ŌE*	СР	1/07	1/06	I/O <sub>5</sub>	1/04	I/O <sub>3</sub>	1/02	1/01	1/00	Q <sub>0</sub>
Clear	L	X X	X X	X	X	L H	X	L Z	L Z	L Z	L Z	L Z	L Z	L Z	L Z	L
Parallel Load	Н	L	L	Х	Х	Х	t	17	16	l <sub>5</sub>	14	l <sub>3</sub>	l <sub>2</sub>	11	I <sub>0</sub>	I <sub>0</sub>
Shift Right	H	-L	HH	Н	H	L L	1 1	D <sub>0</sub> D <sub>1</sub>	O <sub>7</sub> O <sub>7</sub>	O <sub>6</sub> O <sub>6</sub>	O <sub>5</sub> O <sub>5</sub>	O <sub>4</sub> O <sub>4</sub>	O <sub>3</sub> O <sub>3</sub>	O <sub>2</sub> O <sub>2</sub>	O <sub>1</sub> O <sub>1</sub>	O <sub>1</sub>
Sign Extend	Н	L	Н	L	Х	L	t	07	07	O <sub>6</sub> ·	05	04	O <sub>3</sub>	02	01	01
Hold	Н	Н	Х	Х	Х	L	1	NC	NC							

\*When the  $\overline{\text{OE}}$  input is HIGH, all I/On terminals are at the high-impedance state; sequential operation or clearing of the register is not affected.

- 1. I<sub>7</sub>-I<sub>0</sub> = The level of the steady-state input at the respective I/O terminal is loaded into the flip-flop while the flip-flop outputs (except Q<sub>0</sub>) are isolated from the I/O terminal.
- D<sub>0</sub>, D<sub>1</sub> = The level of the steady-state inputs to the serial multiplexer input.
   O<sub>7</sub>-O<sub>0</sub> = The level of the respective Q<sub>0</sub> flip-flop prior to the last Clock LOW-to-HIGH transition.
- 4. NC = No change; Z = High-Impedance Output State; H = HIGH Voltage Level; L = LOW Voltage Level; † = LOW-to-HIGH Clock Transition.
- 5. 1 = LOW-to-HIGH clock transition.

## Preview

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	٧
lout	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C.

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER			54/74F		UNIT
	PANAMETER		Min	Nom	Max	UNII
.,	O. and I. and I. and	Mil	4.5	5.0	5.5	٧
$v_{cc}$	CC Supply voltage	Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current	<i>'</i>			- 18	mA
I <sub>OH</sub>	HIGH-level output current				- 3	mA
I <sub>OL</sub>	LOW-level output current				20	mA
_		Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEST CONDI	TIONS!			54/74F322		ш
	PARAMETER	1EST CONDI	IIONS		Min	Typ <sup>2</sup>	Max	UNIT
	HIGH-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>O</sub>	H= MAX,	Mil	2.5	3.4		٧
V <sub>OH</sub>	High-level output voltage	V <sub>IH</sub> = MIN Com'l		2.7	3.4		V	
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL}$	= MAX, I <sub>OL</sub> =	= MAX		0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN,$	$V_{CC} = MIN, I_i = I_{iK}$			- 0.73	- 1.2	V
I <sub>OZH</sub>	Off-state output current, HIGH-level voltage applied	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_O = 2.4V$				2	70	μΑ
I <sub>OZL</sub>	Off-state output current, LOW-level voltage applied	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_O = 0.5V$				- 2	- 650	μА
l <sub>1</sub>	Inputcurrent at maximum input voltage	V <sub>CC</sub> = MAX, V	' <sub>i</sub> = 7.0V			5	100	μΑ
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = MAX, V	' <sub>1</sub> = 2.7V			1	20	μА
			SE Input				- 1.8	mA
l <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_I = 0.5V$	S Input				- 1.2	mA
		Other Inputs		puts		- 0.4	- 0.6	mA
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX			- 60	- 80	- 150	mA
Icc	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX, CP = HIGH, Output Disabled				60	84	. mA

#### NOTES

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

## Preview

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

ſ				54/74F	:	54	4F	7	4F	
	PARAMETER	TEST CONDITIONS	V <sub>C</sub> C	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			V <sub>CC</sub> fil 50pF 500Ω	$T_A$ , $V_{CC}$ Com'l $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	70	90				70		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to I/O <sub>n</sub>	Waveform 1	4 5	7 8.5	9 11			4 5	10 12	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Q <sub>0</sub>	Waveform 1	3.5 3.5	7 7	9 9			3.5 3.5	10 10	ns
t <sub>PHL</sub>	Propagation delay MR to I/O <sub>n</sub>	Waveform 3	6	10	13			6	14	ns
t <sub>PHL</sub>	Propagation delay $\overline{\text{MR}}$ to $\mathbf{Q}_0$	Waveform 3	5.5	9.5	12.0			5.5	13	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time OE to I/O <sub>n</sub>	Waveform 4 Waveform 5	3 4	6.5 8.5	9 11			3 4	10 12	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time <del>OE</del> to I/O <sub>n</sub>	Waveform 4 Waveform 5	2 2	4.5 5	6 7			2 2	7 8	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time $S/\overline{P}$ to $I/O_n$	Waveform 4 Waveform 5	4.5 5.5	8 10	10.5 14			4.5 5.5	11.5 15	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time $S/\overline{P}$ to $I/O_n$	Waveform 4 Waveform 5	5 6	9 12	11.5 15.5			5 6	12.5 16.5	ns

NOTE

Subtract 0.2ns from minimum values for SO package.


## Preview

## AC SETUP REQUIREMENTS


	TOP REGUINEMENTS									
	*			54/74F		. 54	4F	74	4F	
	PARAMETER	TEST CONDITIONS	$T_A = + 25^{\circ}C$ $V_{CC} = + 5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Com'l $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW RE to CP	Waveform 2	12 12					13 13		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW RE to CP	Waveform 2	0					0	-	ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW D <sub>0</sub> , D <sub>1</sub> or I/O <sub>n</sub> to CP	Waveform 2	8 8					9 9		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW D <sub>0</sub> , D <sub>1</sub> or I/O <sub>n</sub> to CP	Waveform 2	2 2					3 3		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW SE to CP	Waveform 2	7 7					8 8		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW SE to CP	Waveform 2	2 2					2 2		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW S/P to CP	Waveform 2	12 12					13 13		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW S to CP	Waveform 2	8 8					9 9		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW S or S/P to CP	Waveform 2	0					0 0		ns
t <sub>W</sub> (H)	CP pulse width HIGH	Waveform 1	7					7		ns
t <sub>W</sub> (L)	MR pulse width LOW	Waveform 3	7					7		ns
t <sub>rec</sub>	Recovery time, MR to CP	Waveform 3	8					8		ns

Preview

## AC WAVEFORMS



## **TEST CIRCUITS AND WAVEFORMS**



## DEFINITIONS

TEST

t<sub>PLZ</sub>

tPZL All other

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.


C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

SWITCH

closed

closed open

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



F444414	INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	Pulse Width	· tTLH	†THL			
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns			

## Preview

## Common parallel I/O for reduced pin count

- Additional Serial inputs and outputs for expansion
- Four operating modes: Shift Left, Shift Right, Load and Store
- 3-State outputs for busoriented applications

# 8-Bit Universal Shift/Storage Register With Synchronous Reset and Common I/O Pins

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F323		

## ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F323N	
Plastic SO	N74F323D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

#### DESCRIPTION

The 'F323 is an 8-bit universal shift/storage register with 3-state outputs. Its function is similar to the 'F299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate serial inputs and outputs are provided for  $Q_0$  and  $Q_7$  to allow easy cascading. Four operation modes are possible: hold (store), shift left, shift right and parallel load.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20μA/0.6mA
DS <sub>0</sub>	Serial Data Input for Right Shift	1.0/1.0	20μA/0.6mA
DS <sub>7</sub>	Serial Data Input for Left Shift	1.0/1.0	20μA/0.6mA
S <sub>0</sub> , S <sub>1</sub>	Mode Select Inputs	1.0/2.0	20μA/1.2mA
SR	Synchronous Reset Input (Active LOW)	1.0/1.0	20μA/0.6mA
ŌĒ₁, ŌĒ₂	3-State Output Enable Inputs (Active LOW)	1.0/1.0	20μA/0.6mA
110 110	Multiplexed Parallel Data Inputs or	1.0/1.0	20μA/0.6mA
1/0 <sub>0</sub> -1/0 <sub>7</sub>	3-State Parallel Data Outputs	150/33	3.0mA/20mA
Q <sub>0</sub> , Q <sub>7</sub>	Serial Outputs	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



5

## Preview

The 'F323 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by  $S_0$  and  $S_1$  as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Qo and Q7 are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on SR overrides the Select inputs and allows the flip-flops to be reset by the next rising edge of CP. All other state changes are also initiated by the LOW-to-HIGH CP transition. Inputs can change with the clock is in either state provided only that the recommended

## **FUNCTION TABLE**

	INP	UTS		RESPONSE
SR	S <sub>1</sub>	So	СР	RESPONSE
- L	Х	Х		Synchronous Reset; Q <sub>0</sub> -Q <sub>7</sub> = LOW
H	H	н	1	Parallel Load; I/O <sub>n</sub> →Q <sub>n</sub>
l H	L	н	1	Shift Right; $DS_0 \rightarrow Q_0$ , $Q_0 \rightarrow Q_1$ , etc.)
Н	Н	L	Ì	Shift Left; DS <sub>7</sub> -Q <sub>7</sub> , Q <sub>7</sub> -Q <sub>6</sub> , etc.
Н	Н	н	Х	Hold


H = HIGH Voltage Level L = LOW Voltage Level

X = Don't care

setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either  $\overline{OE}_1$  or  $\overline{OE}_2$  disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, load, hold and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both So and So in preparation for a parallel load operation.

#### LOGIC DIAGRAM



## ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
VIN	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
IIN	Input current	- 30 to +5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	V
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

## Preview

## **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER				HAUT		
	PARAMETER		Min	Nom	Max	UNIT	
	Constitution of the consti	Mil	4.5	5.0	5.5	٧	
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧	
V <sub>IH</sub>	HIGH-level input voltage	1	2.0			٧	
V <sub>IL</sub>	LOW-level input voltage				0.8	٧	
I <sub>IK</sub>	Input clamp current				- 18	mA	
Іон	HIGH-level output current				-3	mA	
IOL	LOW-level output current				20	mA	
-		Mil	- 55		125	°C	
$T_A$	Operating free-air temperature	Com'l	0		70	ç	

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	7507.00	uniziono!			54/74F323			
	PARAMETER	IESI COI	NDITIONS <sup>1</sup>		Min	Typ <sup>2</sup>	Max	UNIT	
				Mil	2.4			V	
,	HIGH-level output voltage	V - MINI V - MAY	I <sub>OH</sub> = MAX	Com'l	2.7			٧	
V <sub>OH</sub>	nigh-level output voltage	$V_{CC} = MIN, V_{IL} = MAX$	I 1m4	Mil	2.5	3.4		٧	
l	·		I <sub>OH</sub> = - 1mA	Com'l	2.7	3.4	}	V	
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN$	$V_{IL} = MAX, I_{OL} = MAX$		0.35	0.5	٧		
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = M		- 0.73	- 1.2	٧			
l <sub>ozh</sub>	Off-state output current, HIGH-level voltage applied	$V_{CC} = MAX, V_{IH}$		2	0	μА			
I <sub>OZL</sub>	Off-state output current LOW-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub>	,		- 2	- 650	μА		
l <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V				5	100	μА	
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = MA	X, V <sub>I</sub> = 2.7V			1	20	μA	
	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$	S <sub>0</sub> , S <sub>1</sub>			- 1.2	mA		
I <sub>IL</sub>	LOVV-level input current	V <sub>CC</sub> = IVIAX, V <sub>1</sub> = 0.5V	Other inp	outs		- 0.4	- 0.6	mA	
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX			- 60	- 80	- 150	mΑ	
			I <sub>CCH</sub> Outputs HIGH					mA	
Icc	Supply current (total)	$V_{CC} = MAX$	I <sub>CCL</sub> Output			92	mA		
			I <sub>CCZ</sub> Output				mA		

#### NOTES

2. All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25 °C.

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

## Preview

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

				54/74F		5	4F	74		
PARAMETER		TEST CONDITIONS	V.	$A = +25^{\circ}$ $CC = +5.0$ $C_{L} = 50$ $C_{L} = 5000$	) <b>V</b>	$ \begin{array}{c} \textbf{T_A, V_{CC}} \\ \textbf{Mil} \\ \textbf{C_L} = 50 \textbf{pF} \\ \textbf{R_L} = 500 \Omega \end{array} $		$T_A$ , $V_{CC}$ Com'l $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum input frequency	Waveform 1	70					70		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Q <sub>0</sub> or Q <sub>7</sub>	Waveform 1	4.0 3.5	7.0 6.5	9.0 8.5			4.0 3.5	10 9.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to I/O <sub>n</sub>	Waveform 1	4.0 5.0	7.0 8.5	9.0 11			4.0 5.0	10 12	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time	Waveform 3 Waveform 4	3.5 4.0	6.0 7.0	8.0 10			3.5 4.0	9.0 11	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time	Waveform 3 Waveform 4	2.5 2.0	4.5 4.0	6.0 5.5			2.5 2.0	7.0 6.5	ns


## **AC SETUP REQUIREMENTS**

				54/74F		5	4F	74F		
PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	= + 25° ;= + 5.0 ;= 50pl = 5000	0 <b>V</b>	$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_A, V_{CC}$ $Com'I$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP	Waveform 2	8.5 8.5							ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP	Waveform 2	0							ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW I/O <sub>n</sub> , DS <sub>0</sub> , DS <sub>7</sub> to CP	Waveform 2	5.0 5.0							ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW I/O <sub>n</sub> , DS <sub>0</sub> , DS <sub>7</sub> to CP	Waveform 2	2.0 2.0							ns
t <sub>s</sub> (H)	Setup time, HIGH or LOW SR to CP	Waveform 2	10 10							ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW SR to CP	Waveform 2	0							ns
t <sub>W</sub> (H) t <sub>W</sub> (L)	CP pulse width, HIGH or LOW	Waveform 1	7.0 7.0							ns

## REGISTER


## Preview

## **AC WAVEFORMS**



## Preview

## **TEST CIRCUITS AND WAVEFORMS**



#### SWITCH POSITION


TEST	SWITCH
<sup>†</sup> PLZ <sup>†</sup> PZL	closed closed
All other	open

#### DEFINITIONS

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

 $C_L^-$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $\boldsymbol{R}_T = \text{Termination resistance}$  should be equal to  $\boldsymbol{Z}_{OUT}$  of pulse generators.



FAMILY		INPUT PULSE REQUIREMENTS									
	Amplitude	Rep. Rate	t <sub>TLH</sub>	<sup>t</sup> THL							
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns						

## 4-Bit Shifter (3-State)

- Shifts 4 bits of data to 0, 1, 2, 3 places under control of two select lines
- 3-State outputs for bus organized systems

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F350	5.2ns	24mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F350N	
Plastic SO	N74F350D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

## DESCRIPTION

The 'F350 is a combination logic circuit that shifts a 4-bit word from 0 to 3 places. No clocking is required as with shift registers.

The 'F350 can be used to shift any number of bits any number of places up or down by suitable interconnection. Shifting can be:

- 1. Logical with logic zeros filled in at either end of the shifting field.
- 2. Arithmetic where the sign bit is extended during a shift down.
- 3. End around where the data word forms a continuous loop.

The 3-State outputs are useful for bus interface applications or expansion to a larger number of shift positions in end around shifting. The active LOW Output Enable  $(\overline{OE})$  input controls the state of the outputs. The outputs are in the HIGH impedance "off" state when  $\overline{OE}$  is HIGH, and they are active when  $\overline{OE}$  is LOW.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
S <sub>0</sub> , S <sub>1</sub>	Select Inputs	1.0/2.0	20μA/1.2mA
1_3-13	Data Inputs	1.0/2.0	20μA/1.2mA
ŌĒ	Output Enable Input (Active LOW)	1.0/2.0	20μA/1.2mA
Y <sub>0</sub> -Y <sub>3</sub>	3-State Outputs	50/33	1.0mA/20mA


Note: One (1.0) FAST unit load (U.L.) is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.

# 5


#### PIN CONFIGURATION




#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



#### **LOGIC DIAGRAM**



## **FUNCTION TABLE**

01	E	S <sub>1</sub>	So	l <sub>3</sub>	l <sub>2</sub>	l <sub>1</sub>	I <sub>0</sub>	I_1	1_2	I_3	Y <sub>3</sub>	Y <sub>2</sub>	Υ <sub>1</sub>	Yo
Н		Χ	Х	Х	Х	Х	Х	Х	Х	Х	Z	Z	Z	Z
L	.	L	L	$D_3$	$D_2$	$D_1$	$D_0$	X	Х	X	$D_3$	$D_2$	D <sub>1</sub>	D <sub>0</sub>
L	.	L	Н	Х	$D_2$	D <sub>1</sub>	$D_0$	D <sub>-1</sub>	Х	X	$D_2$	Dı	D <sub>0</sub>	D <sub>-1</sub>
L	.	H	L	X	Х	D <sub>1</sub>	$D_0$	D <sub>-1</sub>	D <sub>-2</sub>	X	$D_1$	Do	D <sub>-1</sub>	D <sub>-2</sub>
L	.	Н	Н	Х	Х	Х	D <sub>0</sub>	D <sub>-1</sub>	D <sub>-2</sub>	D <sub>-3</sub>	$D_0$	D <sub>-1</sub>	Z D <sub>1</sub> D <sub>0</sub> D-1 D <sub>-2</sub>	D <sub>-3</sub>

H = HIGH voltage level

L = LOW voltage level

X = Don't care

(Z) = HIGH impedance (off) state

D<sub>n</sub> = HIGH or LOW state of referenced I<sub>n</sub> input

## **LOGIC EQUATIONS**

 $\begin{array}{l} Y_0 = \overline{S}_0 \cdot \overline{S}_1 \cdot I_0 + S_0 \cdot \overline{S}_1 \cdot I_{-1} + \overline{S}_0 \cdot S_1 \cdot I_{-2} + S_0 \cdot S_1 \cdot I_{-3} \\ Y_1 = \overline{S}_0 \cdot \overline{S}_1 \cdot I_1 + S_0 \cdot \overline{S}_1 \cdot I_0 + \overline{S}_0 \cdot S_1 \cdot I_{-1} + S_0 \cdot S_1 \cdot I_{-2} \\ Y_2 = \overline{S}_0 \cdot \overline{S}_1 \cdot I_2 + S_0 \cdot \overline{S}_1 \cdot I_1 + \overline{S}_0 \cdot S_1 \cdot I_0 + S_0 \cdot S_1 \cdot I_{-1} \\ Y_3 = \overline{S}_0 \cdot \overline{S}_1 \cdot I_3 + S_0 \cdot \overline{S}_1 \cdot I_2 + \overline{S}_0 \cdot S_1 \cdot I_1 + S_0 \cdot S_1 \cdot I_0 \end{array}$ 

# **ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
VIN	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
IIN	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	٧
lout	Current applied to output in LOW output state	40	48	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to +125	0 to 70	°C

## RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F		HAUT
	PANAMEIEN		Min	Nom	Max	UNIT
V	Supply voltage	Mil	4.5	5.0	5.5	٧
V <sub>cc</sub>	Com'l	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				- 18	mA
l <sub>oh</sub>	HIGH-level output current				-3	mA
1	LOW lovel output current	Mil			20	mA
lor	LOW-level output current	Com'l			24	mA
TA	Operating free-air temperature	Mil	<b>– 55</b>		125	°C
'A	Operating free-air temperature	Com'l	0		70	°C

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEST	ONDITIONS <sup>1</sup>			54/74F350		UNIT
ļ	PARAMETER	1521	CONDITIONS		Min	Typ <sup>2</sup>	Max	וואט
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	HIGH lavel autout with a	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN	1 144	Mil	2.4	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	V <sub>IL</sub> = MAX	I <sub>OH</sub> = MAX	Com'l	2.7	3.4		٧
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	I OW I was a second of the sec	$V_{CC} = MIN, V_{IH} = MIN$	I <sub>OL</sub> = 20mA	Mil		0.35	0.5	V
V <sub>OL</sub>	LOW-level output voltage	VIL = MAX	I <sub>OL</sub> = 24mA	Com'l		0.35	0.5	V
Vik	Input clamp voltage (negative)	$V_{CC} = MIN, I_1 = I_{IK}$				- 0.73	- 1.2	V
l <sub>ozh</sub>	Off-stage output current, HIGH-level voltage applied	$V_{CC} = MAX, V_{IH} = MIN, V_{O} = 2.4V$				2	50	μΑ
I <sub>OZL</sub>	Off-state output current, LOW-level voltage applied	V <sub>CC</sub> = MAX, \	$V_{IH} = MIN, V_O = 0.5V$			- 2	- 50	μΑ
ł <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> =1	$MAX, V_i = 7.0V$			5	100	μΑ
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> =1	$MAX, V_i = 2.7V$			1	20	μA
IIL	LOW-level input current	V <sub>CC</sub> =1	$MAX, V_i = 0.5V$			- 0.9	- 1.2	mA
los	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_O = 0.0V$			- 60	- 90	- 150	mA
		I <sub>CCH</sub> Outputs HIGH			22	35	mA	
Icc	Supply current	V <sub>CC</sub> = MAX	V <sub>CC</sub> = MAX I <sub>CCL</sub> Outputs LOW			26	41	mA
			I <sub>CCZ</sub> Outputs Dis		26	42	mA	

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at V<sub>CC</sub>=5V, T<sub>A</sub>= 25°C.

3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

PARAMETER				54/74F		54	4F	74	4F	
		TEST CONDITIONS	٧	T <sub>A</sub> = + 25°C C <sub>C</sub> = + 5.0 50pF, R <sub>L</sub> =	٧	C <sub>L</sub> =	<sub>C</sub> = Mil 50pF 500Ω	C <sub>L</sub> =	= Com'l 50pF 500Ω	UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to output	Waveform 1	3.0 2.5	4.5 4.0	6.0 5.5	3.0 2.5	7.5 7.0	3.0 2.5	7.0 6.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Select to output	Waveform 1	4.0 3.0	7.8 6.5	10 8.5	4.0 3.0	13 10	4.0 3.0	11 9.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time	Waveform 2 Waveform 3	2.5 4.0	5.0 7.0	7.0 9.0	2.5 4.0	8.5 11	2.5 4.0	8.0 10	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time	Waveform 2 Waveform 3	2.0 2.0	3.9 4.0	5.5 5.5	2.0 2.0	7.0 8.5	2.0 2.0	6.5 6.5	ns


NOTE

Subtract 0.2ns from minimum values for SO package.

#### **AC WAVEFORMS**



## **TEST CIRCUITS AND WAVEFORMS**



#### SWITCH POSITION


TEST	SWITCH
<sup>t</sup> PLZ	closed
<sup>t</sup> PZL	closed
All other	open

#### DEFINITIONS

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.


C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



FAMILY		INPUT PULSE REQUIREMENTS							
	Amplitude	Rep. Rate	Pulse Width	†TLH	tTHL				
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns				

#### **APPLICATIONS**



**MULTIPLEXER** 

## Preview

- Inverting version of 'F153
- Separate Enable for each multiplexer section
- Common Select inputs
- See 'F353 for 3-State version

#### **DESCRIPTION**

The 'F352 has a dual 4-input multiplexer that can select 2 bits of data from up to eight sources under control of the common Select inputs ( $S_0$ ,  $S_1$ ). The two 4-input multiplexer circuits have individual active LOW Enables ( $\overline{E}_a$ ,  $\overline{E}_b$ ) which can be used to strobe the outputs independently. Outputs ( $\overline{Y}_a$ ,  $\overline{Y}_b$ ) are forced HIGH when the corresponding Enables ( $\overline{E}_a$ ,  $\overline{E}_b$ ) are HIGH.

The device is the logical implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select inputs. The logic equations for the outputs are shown below.

$$\overline{Y}_{a} = \overline{E}_{a} \cdot (I_{0a} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1a} \cdot \overline{S}_{1} \cdot S_{0} + I_{2a} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{3a} \cdot S_{1} \cdot S_{0})$$

$$\begin{split} \overline{Y_b} &= \overline{E}_b \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 \\ &+ I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet S_1 \bullet S_0) \end{split}$$

## **Dual 4-Line To 1-Line Multiplexer**

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F352		

#### ORDERING CODE

OHDEHIII G	, O D L	
PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F352N	
Plastic SO	N74F352D	
Ceramic DIP		
Ceramic LLCC		

NOTE

NOTE
SO package is surface-mounted micro-miniature DIP available 1984.
LLCC is 20-pin surface-mounted leadless chip carrier.

## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low	
I <sub>0a</sub> -I <sub>3a</sub>	Side A Data Inputs	1.0/1.0	20μA/0.6mA	
I <sub>0b</sub> -I <sub>3b</sub>	Side B Data Inputs	1.0/1.0	20μA/0.6mA	
S <sub>0</sub> , S <sub>1</sub>	Common Select Inputs	1.0/1.0	20μA/0.6mA	
Ē <sub>a</sub> , Ē <sub>b</sub>	Side A, B Enable Inputs (Active LOW)	1.0/1.0	20μA/0.6mA	
$\overline{Y}_a, \overline{Y}_b$	Multiplexer Outputs (Inverted)	50/33	1.0mA/20mA	


NOTE

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


The 'F352 can be used to move data to a common output bus from a group of registers. The state of the Select inputs would determine the particular register from which the data came. An alternative application is as a function generator. The de-

vice can generate two functions or three variables. This is useful for implementing highly irregular random logic.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



## LOGIC SYMBOL (IEEE/IEC)




5

## **MULTIPLEXER**

## Preview

## LOGIC DIAGRAM



## **FUNCTION TABLE**

SELECT		INPL	OUTPUT				
S <sub>0</sub>	S <sub>1</sub>	Ē	l <sub>o</sub>	l <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	, · Y
X	Х	Н	Х	Х	Χ	Χ	н
L	L	L	L	X	Х	Х	н
L	L	L	н	Х	Х	X	L
Н	L	L	Х	L	Х	Х	н
Н	L	L	Х	н	Х	Х	L
L	н	L	X	X	L	X	н
L	) н	L	X	X	н	X	L
Н	н	L	X	X	X	L	Н
Н	н	L	X	X	X	н	L

H = HIGH voltage level

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
lout	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

## **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER			54/74F		UNIT
	ANAMETER		Min	Nom	Max	UNII
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Supply voltage	Mil	4.5	5.0	5.5	٧
V <sub>cc</sub>		Com'l	4.75	5.0	5.25	. V
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				+ 0.8	V
I <sub>IK</sub>	Input clamp current				<b>– 18</b>	mA
Іон	HIGH-level output current				- 1	·mA
I <sub>OL</sub>	LOW-level output current				20	mA
_	Operating free air temperature	Mil	- 55		+ 125	°C
T <sub>A</sub>	Operating free-air temperature	Com'l	0	I	70	°C

L = LOW voltage level

X = Don't care

## Preview

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	7507	TEST CONDITIONS <sup>1</sup>			54/74F352		
	PARAMETER	TEST CONDITIONS.			Min	Typ <sup>2</sup>	Max	UNIT
, , , , , , , , , , , , , , , , , , ,	HICH level cutnut valtage	V <sub>CC</sub> = MIN, V <sub>IL</sub> =	$V_{CC} = MIN, V_{IL} = MAX, I_{OH} = MAX,$ $Mil$ $V_{IH} = MIN$ $Com^2$		2.5	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	V <sub>IH</sub> =			2.7	3.4		٧
VoL	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{1K}$				- 0.73	- 1.2	٧
I <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> =	$V_{CC} = MAX, V_1 = 7.0V$			5	100	μΑ
I <sub>IH</sub>	HIGH-level input current	V <sub>cc</sub> =	= MAX, V <sub>i</sub> = 2.7V			1	20	μА
IIL	LOW-level input current	V <sub>CC</sub> =	= MAX, V <sub>I</sub> = 0.5V			- 0.4	- 0.6	mA
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX			- 60	- 85	- 150	mA
Γ.	Cupality augment (tatal)	$V_{CC} = MAX$				14	mA	
lcc	Supply current (total)			IGH			20	mA

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing Ios, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, Ios tests should be performed last.



AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

PARAMETER		TEST CONDITIONS	54/74F		$\begin{array}{c} 54F \\ T_A, V_{CC} \\ Mil \\ C_L = 50pF \\ R_L = 500\Omega \end{array}$		$74F$ $T_A, V_{CC}$ $Com'I$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
			$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$							
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation delay Select to output	Waveforms 1 and 2	4.0 4.0		13 13	3.5 3.5	14.5 15	4.0 4.0	14 14	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Enable to output	Waveform 2	5.0 4.0		14 11	4.5 4.0	17 13	5.0 4.0	15 12	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to output	Waveform 1	2.0 2.0		7.0 6.0	2.0 2.0	9.0 7.5	2.0 2.0	8.0 7.0	ns


NOTE


Subtract 0.2ns from minimum values for SO package.

## MULTIPLEXER

## Preview

## **AC WAVEFORMS**





## Preview

- Inverting version of 'F253
- 3-State outputs for bus interface and multiplex expansion
- Common Select inputs
- Separate Output Enable inputs

## **Dual 4-Input Multiplexer (3-State)**

TYPE	TYPICAL PROPAGATION DELAY (From Data)	TYPICAL SUPPLY CURRENT (Total)
74F353	12ns	8mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C		
Plastic DIP	N74F353N			
Plastic SO	N74F353D			
Ceramic DIP				
Ceramic LLCC				

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

#### DESCRIPTION

The 'F353 has two identical 4-input multiplexers with 3-State outputs which select two bits from eight sources selected by common Select inputs (S<sub>0</sub>, S<sub>1</sub>). When the individual Output Enable ( $\overline{E}_{0a}$ ,  $\overline{E}_{0b}$ ) inputs of the 4-input multiplexers are HIGH, the outputs are forced to a HIGH impedance (HIGH Z) state.

The 'F353 is the logic implementation of a 2-pole, 4-position switch; the position of the switch being determined by the logic levels supplied to the two Select inputs. Logic equations for the outputs are shown below:

$$\begin{split} \overline{Y_a} &= \overline{OE}_a \bullet (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 \\ &+ I_{2a} \bullet S_1 \bullet \overline{S}_0 + I_{3a} \bullet S_1 \bullet S_0) \\ \overline{Y_b} &= \overline{OE}_b \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 \\ &+ I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet S_1 \bullet S_0) \end{split}$$

## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low	
1 <sub>0a</sub> -1 <sub>3a</sub>	Side A Data Inputs	1.0/1.0	20μA/0.6mA	
1 <sub>0b</sub> -1 <sub>1b</sub>	Side B Data Inputs	1.0/1.0	20μA/0.6mA	
S <sub>0</sub> , S <sub>1</sub>	Common Select Inputs	1.0/1.0	20μA/0.6mA	
ŌĒ <sub>a</sub> , ŌĒ <sub>b</sub>	inputs (Active LOW)		20μA/0.6mA	
$\overline{Y}_a, \overline{Y}_b$			3.0mA/20mA	


NOTE:

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


All but one device must be in the HIGH impedance state to avoid high currents exceeding the maximum ratings, if the out-

puts of the 3-State devices are tied together. Design of the Output Enable signals must ensure that there is no overlap.


## PIN CONFIGURATION



## LOGIC SYMBOL



## LOGIC SYMBOL (IEEE/IEC)




5

#### FAST 54/74F353

#### Preview

#### LOGIC DIAGRAM

**MULTIPLEXER** 



#### **FUNCTION TABLE**

	ECT UTS	DATA INPUTS		OUTPUT ENABLE	ОИТРИТ		
S <sub>0</sub>	S <sub>1</sub>	lo	l <sub>1</sub>	l <sub>2</sub>	13	ŌĒ	Y
X	Х	Х	Х	Х	Х	Н	(Z)
L	L	L	Х	×	X	L	Н
L	L	н	х	Х	X	L	L
Н	L	х	L	X	X	L	н
Н	L	х	Н.	Х	X	L	L
[ L ]	н	Х	Х	L	X	L	Н
L	н	Х	х	Н	X	L	L
H	Н	X	Х	Х	L	L	н
Н	Н	Х	Х	Х	Н	L	L

H = HIGH voltage level

### ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	V
l <sub>out</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER				UNIT	
			Min	Nom	Max	ONIT
	Cumply validage	Mil	4.5	5.0	5.5	V
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage	1	2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	V
lik	Input clamp current				- 18	mA-
Іон	HIGH-level output current				- 3	mA
I <sub>OL</sub>	LOW-level output current				20	mA
-	Operating free six temperature	Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

L = LOW voltage level

X = Don't care

<sup>(</sup>Z) = HIGH impedance (off) state

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEST CONDITIONS <sup>1</sup>			54/74F353			
	PARAMETER	16	TEST CONDITIONS			Typ <sup>2</sup>	Max	UNIT
	HIGH-level output voltage	V <sub>CC</sub> = MIN, V <sub>I</sub>	L = MAX, I <sub>OH</sub> = MAX,	Mil	2.4	3.4		٧
V <sub>OH</sub>	High-level output voltage	v	IH = MIN	Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>II</sub>	H= MIN, VIL = MAX, IOL =	= MAX		0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	,	$I_{CC} = MIN, I_I = I_{IK}$			- 0.73	- 1.2	٧
l <sub>ozh</sub>	Off-state output current, HIGH-level voltage applied	V <sub>CC</sub> = M	$AX, V_{IH} = MIN, V_{O} = 2.4V$			2	50	μΑ
I <sub>OZL</sub>	Off-state output current LOW-level voltage applied	V <sub>CC</sub> = M.	$AX, V_{IH} = MIN, V_O = 0.5V$	,		- 2	- 50	μА
I <sub>t</sub>	Input current at maximum input voltage	V <sub>C</sub>	<sub>C</sub> = MAX, V <sub>I</sub> = 7.0V		1	5	100	μΑ
I <sub>IH</sub>	HIGH-level input current	V <sub>C</sub>	$_{C} = MAX, V_{I} = 2.7V$			1	20	μА
I <sub>IL</sub>	LOW-level input current	V <sub>C</sub>	$_{C} = MAX, V_{I} = 0.5V$			- 0.4	- 0.6	mA
los	Short-circuit output current <sup>3</sup>		V <sub>CC</sub> = MAX		- 60	- 90	- 150	mA
			$I_{CCH}$ $I_n, S_n, \overline{OE}_n =$	GND			14	mA
Icc	Supply current (total)	$V_{CC} = MAX$	$I_{CCL}$ $I_n$ , $S_n = GND$				20	mA
			$I_{CCZ}$ $OE_a = 4.5V$				23	mA

#### NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.
- 3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

# 5

### AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

				54/74F		5-	4F	74	4F	
	PARAMETER	TEST CONDITIONS	V	$I_A = +25^{\circ}$ $I_{CC} = +5.0$ $I_{CL} = 50 \text{pF}$ $I_{CL} = 500 \Omega$	)V	C <sub>L</sub> =	V <sub>CC</sub> lil 50pF 500Ω	Co C <sub>L</sub> =	V <sub>CC</sub> m'I 50pF 500Ω	UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to output	Waveform 1	3.0 2.0		7.0 6.0	3.0 2.0	9.0 7.5	3.0 2.0	8.0 7.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Select to output	Waveform 1	5.0 4.0		14 11	5.0 4.0	16 14	5.0 4.0	15 12	ns
t <sub>PZH</sub>	Output enable to HIGH level	Waveform 2	3.0		9.0	3.0	11	3.0	10	ns
t <sub>PZL</sub>	Output enable to LOW level	Waveform 3	3.0		9.5	3.0	12	3.0	10.5	ns
t <sub>PHZ</sub>	Output disable from HIGH level	Waveform 2	2.0		5.0	2.0	6.5	2.0	6.0	ns
t <sub>PLZ</sub>	Output disable from LOW level	Waveform 3	2.0		6.0	2.0	8.5	2.0	7.0	ns


NOTE

Subtract 0.2ns from minimum values for SO package.


#### **MULTIPLEXER**

#### Preview

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



#### FAST 54/74F365, F366, F367, F368

#### Preliminary

#### High impedance NPN base inputs for reduced loading (40µA in LOW and HIGH states)

- 3-State buffer outputs sink 64mA
- High speed
- **Bus oriented**

#### 'F365, 'F367 Hex Buffer/Driver (3-State) 'F366, 'F368 Hex Inverter Buffer (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F365	ns	mA
74F366	ns	mA
74F367	ns	mA
74F368	ns	mA

#### ......

ODE	
COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
N74F365N • N74F366N N74F367N • N74F368N	
N74F365D • N74F366D N74F367D • N74F368D	
	V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to +70°C  N74F365N • N74F366N  N74F367N • N74F368N  N74F365D • N74F366D

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

#### FUNCTION TABLE, 'F365, 'F366

	INPUTS			UTS
ŌE,	ŌĒ <sub>2</sub>	1	Y	Ÿ
L	L	L	L	Η
L	L	н	н	L
X	Н	Х	(Z)	(Z)
Н	X	Х	(Z)	(Z)

#### **FUNCTION TABLE, 'F367, 'F368**

JTS	OUTP	UTS
ı	Υ	Ÿ
L.	L	Н
н	н	L
Х	(Z)	(Z)
	l L	I Y L H H

- L = LOW voltage level
- H = HIGH voltage level
- (Z) = HIGH impedance (off) state


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
ŌĒ₁, ŌĒ₂	3-State Output Enable Input (Active LOW)	2.0/0.066	40μΑ/40μΑ
1	Inputs	2.0/0.066	40μΑ/40μΑ
Y, $\overline{Y}$	Outputs	150/106.6	3mA/64mA

NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION




#### **BUFFERS/DRIVERS**

#### Preliminary

#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



### **ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	, V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	V
I <sub>OUT</sub>	Current applied to output in LOW output state	96	128	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### **BUFFERS/DRIVERS**

### FAST 54/74F365, F366, F367, F368

#### Preliminary

#### **RECOMMENDED OPERATING CONDITIONS**

	DADAMETED			54/74F		
	PARAMETER	Min		Nom	Max	UNIT
.,	Curahuushaas	Mil	4.5	5.0	5.5	٧
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				-18	mA
	UICIL Investorate automate	Mil			-12	mA
ЮН	HIGH-level output current	Com'l			-15	mA
	LOWI level autout auront	Mil			48	mA
OL	LOW-level output current	Com'l			64	mA
	Operating from air termovature	Mil	-55		+ 125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		7507	TEST CONDITIONS <sup>1</sup>				5, F366, F	367, F368	UNIT
	PARAMETER	1531	CON	DITIONS		Min	Typ <sup>2</sup>	Max	UNII
		$V_{CC} = MIN, V_{IH} = MIN,$		I <sub>OH</sub> = -12mA	Mil	2.0			٧
V <sub>OH</sub>	HIGH-level output voltage	$V_{IL} = 0.5V$		$I_{OH} = -15 \text{mA}$	Com'l	2.0			٧
1		V <sub>CC</sub> = MIN, V <sub>IH</sub> = I	MIN,	1 - 2mA	Mil	2.4	3.4		V
		$V_{IL} = MAX$		$I_{OH} = -3mA$	Com'l	2.7	3.4		٧
V	LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = I	MIN,	I <sub>OL</sub> = 48mA	Mil		0.35	0.5	٧
V <sub>OL</sub>	LOVV-level output voltage	V <sub>IL</sub> = MAX		$I_{OL} = 64mA$	Com'l		0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$				-0.73	-1.2	٧	
ł,	Input clamp current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$					2	mA	
I <sub>IH</sub>	HIGH-level input current	$V_1 = 2.7V$ , $V_{CC} = MAX$				1	40	μΑ	
IIL	LOW-level input current	V <sub>1</sub> =	0.5V, \	CC = MAX				- 40	μΑ
I <sub>OZH</sub>	Off-state output current, HIGH-level voltage applied	V <sub>CC</sub> = MAX	, V <sub>IH</sub> =	MIN, V <sub>OUT</sub> = 2.4	IV		2	50	μΑ
I <sub>OZL</sub>	Off-state output current, LOW-level voltage applied	V <sub>CC</sub> = MAX	., V <sub>IH</sub> =	MIN, V <sub>OUT</sub> = 0.	5V		- 2	- 50	μΑ
los	Short-circuit output current <sup>3</sup>		V <sub>CC</sub> =	MAX		-100	-150	-225	mA
					I <sub>CCH</sub>		35	50	mA
			'F3	65, 'F367	ICCL		65	90	mA
,	Supply current (total)	V - MAY			I <sub>CCZ</sub>		65	90	mA
Icc	Supply Current (total)	$V_{CC} = MAX$			Іссн		35	50	mA
				66, 'F368	ICCL		65	90	mA
					I <sub>CCZ</sub>		65	90	mA

#### NOTES

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged should not be provided the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

#### **BUFFERS/DRIVERS**

#### Preliminary


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

PARAMETER					54F/74F		54	1F	7	4F	
		TEST CONDITIONS		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF, R_L = 500\Omega$			$T_A$ , $V_{CC} = Mil$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC} = Com'I$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT
				Min	Тур	Max	Min	Max	Min Max		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay	Waveform 1, 'F366, 'F368		3.0 2.0		7.0 7.0			2.0 1.0	8.0 8.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay	Waveform 2, 'F365, 'F367		3.0 2.0		7.0 7.0			2.0 1.0	8.0 8.0	ns
t <sub>PZH</sub>	Enable to HIGH	Wave	form 3	9.0		14.0			8.0	12.0	ns
	Fachla to LOW	10/	'F365, 'F367	7.0		11.0			6.0	12.0	
t <sub>PZL</sub>	Enable to LOW	Waveform 4	'F366, 'F368	7.0		11.0			6.0	12.0	ns
	Disable from UICU	14/	'F365, 'F367	4.0		9.0			3.0	10.0	
<sup>L</sup> PHZ	t <sub>PHZ</sub> Disable from HIGH	Waveform 3 'F366, 'F368		4.0		9.0			3.0	10.0	ns
t <sub>PLZ</sub>	Disable from LOW	Wave	form 4	12.0		17.0			11.0	12.0	ns

NOTE


Subtract 0.2ns from minimum values for SO package.

#### **AC WAVEFORMS**



#### Preliminary

#### **TEST CIRCUITS AND WAVEFORMS**



#### SWITCH POSITION


TEST	SWITCH
<sup>†</sup> PLZ	closed
<sup>†</sup> PZL	closed
All other	open

#### **DEFINITIONS**

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R<sub>T</sub> = Termination resistance should be equal to Z<sub>OUT</sub> of pulse generators.



FARRILY		INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>†</sup> TLH	İTHL					
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns					

5

#### FAST 54/74F373, 54/74F374

#### LATCHES/FLIP-FLOPS

## 'F373 Octal Transparent Latch (3-State) 'F374 Octal D Flip-Flop (3-State)

- 8-bit transparent latch 'F373
- 8-bit positive, edgetriggered register — 'F374
- 3-State output buffers
- Common 3-State Output Enable
- Independent register and 3-State buffer operation


n	C	^	D	IP.	TI	$\cap$	A

The 'F373 is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable (OE) control gates.

The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is HIGH. The latch remains transparent to the data inputs while E is HIGH, and stores the data that is present one setup time before the HIGH-to-LOW enable transition.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active LOW Output Enable  $(\overline{OE})$  controls all eight 3-State buffers independent of the latch operation. When  $\overline{OE}$  is LOW, the latched or transparent data appears at the outputs. When  $\overline{OE}$  is HIGH, the outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.

#### PIN CONFIGURATION



TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F373	4.5ns	35mA
74F374	6.5ns	55mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F373N • N74F374N	
Plastic SO	N74F373D • N74F374D	
Ceramic DIP		S54F373F • S54F374F
Ceramic LLCC		S54F373G • S54F374G

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

#### LLCC is 20-pin surface-mounted leadless chip carrier.

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
D <sub>0</sub> -D <sub>7</sub> ('F373 & 'F374)	Data Inputs	1.0/1.0	20μA/0.6mA
E ('F373)	Latch Enable Input (Active HIGH)	1.0/1.0	20μA/0.6mA
OE ('F373 & 'F374)	Output Enable Input (Active LOW)	1.0/1.0	20μA/0.6mA
CP ('F374)	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20μA/0.6mA
O <sub>0</sub> -O <sub>7</sub> ('F373 & 'F374)	3-State Outputs	150/33	3mA/20mA

NOTE

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


The 'F374 is an 8-bit, edge-triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the Clock (CP) and Output Enable (OE) control gates.

The register is fully edge triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

LOGIC SYMBOL (IEEE/IEC)

#### LOGIC SYMBOL






#### **Signetics**

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active LOW Output Enable  $(\overline{OE})$  controls


all eight 3-State buffers independent of the register operation. When  $\overline{OE}$  is LOW, the data in the register appears at the outputs. When  $\overline{OE}$  is HIGH, the outputs are in

the HIGH impedance "off" state, which means they will neither drive nor load the bus.

#### LOGIC DIAGRAM, 'F373



#### LOGIC DIAGRAM, 'F374



#### **MODE SELECT — FUNCTION TABLE, 'F373**

OPERATING MODES	INPUTS			INTERNAL REGISTER	OUTPUTS
OPERATING MODES	ŌĒ	E	D <sub>n</sub>	INTERNAL REGISTER	Q <sub>0</sub> -Q <sub>7</sub>
Enable and read register	L	H	X	L	L
	L	H	X	H	H
Latch and read register	L	L	l	L	L
	L	L	h	H	H
Latch register and disable outputs	H	X	X	X	(Z)
	H	X	X	X	(Z)

#### **MODE SELECT — FUNCTION TABLE, 'F374**

OPERATING MODES	INPUTS			INTERNAL REGISTER	OUTPUTS	
OPERATING MODES	ŌĒ	СР	D <sub>n</sub>	INTERNAL REGISTER	Q <sub>0</sub> -Q <sub>7</sub>	
	L	1	I	L	L	
Load and read register	L	1 1	h	Н	Н	
Load register and disable outputs	н	х	X	X	(Z)	
Load register and disable outputs	н	×	X	×	(Z)	

H = HIGH voltage level

h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition or HIGH-to-LOW  $\overline{\text{OE}}$  transition

L ≈ LOW voltage level

X = Don't care

I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition or HIGH-to-LOW  $\overline{\text{OE}}$  transition

<sup>(</sup>Z) = HIGH impedance "off" state

<sup>1 =</sup> LOW-to-HIGH clock transition

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
Vcc	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to +5	mA
Vout	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	V
I <sub>OUT</sub>	Current applied to output in LOW output state	40	48	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER				UNIT	
	PARAMETER		Min	Nom	Max	UNIT
V	Cumply valtage	Mil	4.5	5.0	5.5	٧
Vcc	Supply voltage Co		4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			v
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				- 18	mA
I <sub>OH</sub>	HIGH-level output current				-3	mA
	LOW lovel cutout current	Mil		1	20	mA
lor	LOW-level output current	Com'l			24	mA
_	One seating the sale to see a seating	Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED		TEST CONDITIONS1		54	1/74F373, 3	74	115117
	PARAMETER	IEST	TEST CONDITIONS			Typ <sup>2</sup> Max		UNIT
.,	HOUSend and and and and	$V_{CC} = MIN, V_{IH} = I$	$V_{CC} = MIN, V_{IH} = MIN, V_{II} = MAX,$ Mil			3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> =1	I <sub>OH</sub> = MAX Com		2.7	3.4		· V
v	LOW love autout valtage	$V_{CC} = MIN, V_{IH} = MIN,$	I <sub>OL</sub> = 20mA	Mil		0.35	0.5	V
V <sub>OL</sub>	LOW-level output voltage	$V_{IL} = MAX$ $I_{OL} = 24mA$		Com'l		0.35	0.5	V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> =	: MIN, I <sub>1</sub> = I <sub>IK</sub>				- 1.2	٧
I <sub>OZH</sub>	Off-state output current, HIGH-level voltage applied	$V_{CC} = MAX, V_{IH} = MIN, V_O = 2.4V$					50	μΑ
l <sub>OZL</sub>	Off-state output current, LOW-level voltage applied	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_{O} = 0.5V$					- 50	μΑ
l <sub>l</sub>	Input current at maximum input voltage	V <sub>CC</sub> = I	MAX, V <sub>I</sub> = 7.0V				100	μΑ
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = 1	MAX, V <sub>I</sub> = 2.7V				20	μА
I <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> = 1	MAX, V <sub>i</sub> = 0.5V				- 0.6	mA
Ios	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = N	$MAX, V_O = 0.0V$		- 60		- 150	mA
	Curaly current (tatal)	I <sub>ccz</sub>	OE = 4.5V D inputs, E = GND	'F373		35	55	mA
Icc	Supply current (total) V <sub>CC</sub> =	V <sub>CC</sub> = MAX	CP, $\overline{OE}$ = 4.5V D inputs = GND	'F374		57	86	mA

#### NOTES

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

					54/74F		54	1F	74	<b>IF</b>	
PARAMETER		TEST CONDITIONS		T <sub>A</sub> = $+25$ °C V <sub>CC</sub> = $+5.0$ V C <sub>L</sub> = $50$ pF, R <sub>L</sub> = $500$ Ω		$T_A$ , $V_{CC} = Mil$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC} = Com'I$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
				Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 6,	'F374	100			60		70		MHz
t <sub>PLH</sub>	Propagation delay Latch Enable to output	Waveform 1,	'F373	3.0 2.0	9.0 4.0	11.5 7.0	3.0 2.0	17.0 8.5	5.0 3.0	13.0 8.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to output	Waveform 4,	'F373	3.0 2.0	5.3 3.7	7.0 5.0	3.0 1.7	8.5 6.0	3.0 2.0	8.0 6.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Clock to output	Waveform 6,	'F374	4.0 4.0	6.5 6.5	8.5 8.5	4.0 4.0	10.5 13.0	4.0 4.0	10.0 10.0	ns
t <sub>PZH</sub>	Enable time to HIGH level	Waveform 2	'F373 'F374	2.0 2.0	5.0 9.0	11.0 11.5	2.0 2.0	13.5 14.0	2.0 2.0	12.0 12.5	ns
t <sub>PZL</sub>	Enable time to LOW level	Waveform 3	'F373 'F374	2.0 2.0	5.6 5.3	7.5 7.5	2.0 2.0	10.5 10.0	2.0 2.0	8.5 8.5	ns
t <sub>PHZ</sub>	Disable time from HIGH level	Waveform 2	'F373 'F374	2.0 2.0	4.5 5.3	6.5 7.0	2.0 2.0	10.0 8.0	2.0 2.0	7.5 8.0	ns
t <sub>PLZ</sub>	Disable time from LOW level	Waveform 3	'F373 'F374	2.0 2.0	3.8 4.3	5.0 5.5	2.0 2.0	7.0 7.5	2.0 2.0	6.0 6.5	ns

## 5

#### **AC SETUP REQUIREMENTS**


				54/74F		54	ıF	74	ŀF	
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF, R_L = 500\Omega$			$T_A$ , $V_{CC} = Mil$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ =Com'l $C_L$ = 50pF $R_L$ = 500 $\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>W</sub> (H) t <sub>W</sub> (L)	Latch Enable pulse width	Waveform 1, 'F373	6.0 6.0			6.0 6.0		6.0 6.0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, Data to Latch Enable	Waveform 5, 'F373	2.0 2.0			2.0 2.0		2.0 2.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, Data to Latch Enable	Waveform 5, 'F373	3.0 3.0			3.0 3.0		3.0 3.0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	Clock Pulse width	Waveform 6, 'F374	7.0 6.0			7.0 6.0		7.0 6.0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, Data to Clock	Waveform 7, 'F374	2.0 2.0			2.5 2.0		2.0 2.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, Data to Clock	Waveform 7, 'F374	2.0 2.0			2.0 2.5		2.0 2.0		ns

NOTE

Subtract 0.2ns from minumum values for SO package.

#### **AC WAVEFORMS** 3-STATE ENABLE TIME TO HIGH LEVEL LATCH ENABLE TO OUTPUT DELAYS AND DISABLE TIME FROM HIGH LEVEL AND LATCH ENABLE PULSE WIDTH D ٧M ŌĒ tezH-- tpHZ V<sub>OH</sub> - 0.3V - tPHL ٥v ۷он $\mathbf{Q}_{\mathbf{n}}$ VOL Waveform 1 Waveform 2 3-STATE ENABLE TIME TO LOW LEVEL PROPAGATION DELAY DATA TO Q OUTPUTS AND DISABLE TIME FROM LOW LEVEL ŌĒ ٧M → tPZL Q<sub>n</sub> VOL Waveform 4 Waveform 3 DATA SETUP AND HOLD TIMES CLOCK TO OUTPUT DELAYS AND CLOCK PULSE WIDTH 1/fMAX t<sub>h</sub>(L) - t<sub>s</sub>(H)ts(L) → tPHL V<sub>ОН</sub> VOL Waveform 5 Waveform 6 DATA SETUP AND HOLD TIMES t<sub>h</sub>(L) CP Waveform 7 $V_{M} = 1.5V$ The shaded areas indicate when the input is permitted to change for predictable output performance.

#### **TEST CIRCUITS AND WAVEFORMS**



#### SWITCH POSITION


TEST	SWITCH
<sup>†</sup> PLZ	closed
<sup>†</sup> PZL	closed
All other	open

#### **DEFINITIONS**

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

CL = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



FAMILY		INPUT PULSE REQUIREMENTS							
	Amplitude	Rep. Rate	Pulse Width	<sup>†</sup> TLH	†THL				
54/74F	· 3.0V	1MHz	500ns	2.5ns	2.5ns				

5

FLIP-FLOP

#### FAST 54/74F377

#### Preliminary

#### High impedance NPN Base Inputs for reduced loading (20μA in HIGH and LOW states)

- Ideal for addressable register applications
- Clock Enable for address and data synchronization applications
- Eight edge-triggered D flip-flops
- Buffered common clock
- See 'F273 for Master Reset version
- See 'F373 for transparent latch version
- See 'F374 for 3-state version

#### Octal D Flip-Flop With Clock Enable

TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
74F377	100MHz	45mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES $V_{CC} = 5V \pm 5\%$ ; $T_A = 0$ °C to $+ 70$ °C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F377N	
Plastic SO	N74F377D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
D <sub>0</sub> -D <sub>7</sub>	Data Inputs	1.0/0.033	20μΑ/20μΑ
CE	Clock Enable Input (Active LOW)	1.0/0.033	20μΑ/20μΑ
СР	Clock Pulse Input (Active Rising Edge)	1.0/0.033	20μΑ/20μΑ
Q <sub>0</sub> -Q <sub>7</sub>	Data Outputs	50/33	1mA/20mA

NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### DESCRIPTION

The 'F377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW.


The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-

flop's Q output. The  $\overline{\text{CE}}$  input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.


#### PIN CONFIGURATION



#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



#### Preliminary

#### LOGIC DIAGRAM



#### **MODE SELECT—FUNCTION TABLE**

OPERATING MODE		OUTPUTS		
OPERATING MODE	СР	CE	D <sub>n</sub>	Q <sub>n</sub>
Load "1"	T t	1	h	н
Load "0"	1	1	ı	L
Hold (do nothing)	† X	h H	X X	no change no change

H ≈ HIGH voltage level steady state.

h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.

L = LOW voltage level steady state.

I = LOW voltage level one setup time prior to the LOWto-HIGH clock transition.

X = Don't care.

t = LOW-to-HIGH clock transition.

### **ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state with V <sub>CC</sub> = OV	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
l <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

5

FLIP-FLOP FAST 54/74F377

#### **Preliminary**

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER			54/74F		UNIT
	PARAMETER		Min	Nom	Max	UNII
V	Supply voltage	Mil	4.5	5.0	5.5	V ·
V <sub>CC</sub>		Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				- 18	mA
I <sub>OH</sub>	HIGH-level output current				-1	mA
loL	LOW-level output current				20	mA
_	Operating free six temperature	Mil	<b>– 55</b>		125	°C
T <sub>A</sub>	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TECT	TEST CONDITIONS <sup>1</sup>			54/74F377		
	PARAMETER	1531				Typ <sup>2</sup>	Max	UNIT
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	HIGH-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> =	MIN, I <sub>OL</sub> = MAX,	Mil	2.5	3.5		V
V <sub>OH</sub>		V <sub>IL</sub> = MAX		Com'l	2.7	3.5		·V
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OL</sub> = MAX				0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				- 0.73	- 1.2	V
I <sub>1</sub>	Input clamp current at maximum input voltage	V <sub>CC</sub> =	$V_{CC} = MAX, V_I = 7.0V$				1.0	μΑ
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> =	MAX, V <sub>I</sub> = 2.7V				20	μΑ
I <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> =	MAX, $V_1 = 0.5V$				- 20	mA
Ios	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX			- 60		- 150	mA
	Cumply assessed (tatal)	V 144V	I <sub>CCH</sub> Outputs	HIGH		40	- 50	mA
l'cc	Supply current <sup>4</sup> (total)	$V_{CC} = MAX$	I <sub>CCL</sub> Outputs LOW			50	60	mA

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
   Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

4. With all outputs open.

#### AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

			T	54/74F <sub>A</sub> = + 25°	C	<del> </del>			4F V <sub>CC</sub>	-
	PARAMETER	TEST CONDITIONS	$V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			Mil Co C <sub>L</sub> = 50pF C <sub>L</sub> =		m'l 50pF 500Ω	UNIT	
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	100			70		80		MHz
t <sub>PLH</sub>	Clock to output	Waveform 1		7.0		4.5		4.5	11	ns
t <sub>PHL</sub>	Clock to output	Waveform 1		8.0		6.5		5.5	12	ns

NOTE

Subtract 0.2ns from minimum values for SO package.


#### FLIP-FLOP

#### Preliminary


#### **AC SETUP REQUIREMENTS**

PARAMETER		TEST CONDITIONS			$54F$ $T_{A}, V_{CC}$ $Mil$ $C_{L} = 50pF$ $R_{L}500\Omega$		$74F$ $T_{A}, V_{CC}$ $Com'I$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>w</sub> (L)	Clock pulse width (LOW)	Waveform 1	4	4				4		ns
ts	Setup time, Data to CP	Waveform 2	3	3				3		ns
t <sub>h</sub>	Hold time, Data to CP	Waveform 2	1	1				1		ns
t <sub>s</sub>	Setup time, CE to CP	Waveform 2	3	3				3		ns
t <sub>h</sub>	Hold time, CE to CP	Waveform 2	1	1				1		ns

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



#### FAST 54/74F378

### FLIP-FLOP

#### Preview

## 6-bit high-speed parallel register

- Positive edge-triggered D-type inputs
- Fully buffered common Clock and Enable inputs
- Input clamp diodes limit high-speed termination effects
- Fully TTL and CMOS compatible
- Ideal for addressable register applications
- Clock Enable for address and data synchronization applications

### Hex D Flip-Flop With Clock Enable

TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
74F378	100MHz	

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F378N	
Plastic SO	N74F378D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

#### DESCRIPTION

The 'F378 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable ( $\overline{\text{CE}}$ ) is low.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flipflop's Q output. The  $\overline{CE}$  input is also edge-triggered and must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low		
CE	Enable Input (Active LOW)	1.0/1.0	20μA/0.6mA		
D <sub>0</sub> -D <sub>5</sub>	Data Inputs	1.0/1.0	20μA/0.6mA		
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20μA/0.6mA		
Q <sub>0</sub> -Q <sub>5</sub>	Outputs	50/33	1.0mA/20mA		


NOTE

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION




#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



#### LOGIC DIAGRAM



#### MODE SELECT— FUNCTION TABLE

OPERATING	11	NPUT	S	OUTPUTS
MODE	CP	CE	D <sub>n</sub>	Q <sub>n</sub>
Load "1"	1	1	h	н
Load "0"	1	1	1	L
Hold (do nothing)	1 X	h H	X	no change no change

H = HIGH voltage level steady state.

h = HIGH voltage level one setup time prior to the LOWto-HIGH clock transition.

L = LOW voltage level steady state.

I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.

X = Don't care.

1 = LOW-to-HIGH clock transition.

### ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
Vin	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
IIN	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
lout	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER		1	54/74F				
	FARAMETER		Min	Nom	Max	UNIT		
· · · · · · · · · · · · · · · · · · ·	Cumply walks as	Mil	4.5	5.0	5.5	V		
V <sub>CC</sub>	Supply voltage	Com'l	4.75	5.0	5.25	V		
V <sub>IH</sub>	HIGH-level input voltage		2.0			V		
V <sub>IL</sub>	LOW-level input voltage				0.8	V		
I <sub>IK</sub>	Input clamp current				- 18	mA		
Гон	HIGH-level output current				-1	mA		
l <sub>OL</sub>	LOW-level output current				20	mA		
<del>-</del>	Operating free air temperature	Mil	<b>– 55</b>		125	°C		
TA	Operating free-air temperature	Com'l	0		70	°C		

FLIP-FLOP

FAST 54/74F378

#### Preview

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER	TEST	TEST CONDITIONS <sup>1</sup>			54/74F378		
	PARAMETER	TEST CONDITIONS				Typ <sup>2</sup>	Max	UNIT
V <sub>OH</sub>	HIGH-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> =	$V_{CC} = MIN, V_{II} = MAX, I_{OH} = MAX,$		2.5	3.4		٧
▼он	High-level output voltage	V <sub>IH</sub> =	MIN	Com'l	2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				- 0.73	- 1.2	٧
11	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>1</sub> = 7.0V				5	100	μΑ
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> =	MAX, $V_1 = 2.7V$			1	20	μΑ
I <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> =	$MAX, V_i = 0.5V$			- 0.4	- 0.6	mA
Ios	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX			- 60	- 80	- 150	mA
	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX	I <sub>CCH</sub> Outputs I	HIGH				mA
Icc	Supply current (total)	V <sub>CC</sub> = IVIAA	I <sub>CCL</sub> Outputs	LOW			45	mΑ

#### NOTES

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

#### AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

				54/74F		54F			1F	
	PARAMETER	TEST CONDITIONS	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		0V F	$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_A, V_{CC}$ $Com'l$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT
1	•		Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	80	100						MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Clock to output	Waveform 1	3.0 3.5	5.5 6.0	7.5 8.5			3.0 3.5	8.5 9.5	ns

Subtract 0.2ns from minimum values for SO package.

#### **AC SETUP REQUIREMENTS**

				54/74F 54F 74				1F		
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$		$\begin{array}{c} T_A,V_{CC}\\ Mil\\ C_L=50pF\\ R_L=500\Omega \end{array}$		$T_A$ , $V_{CC}$ Com'I $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW D <sub>n</sub> to CP	Waveform 2	4.0 4.0					4.0 4.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW D <sub>n</sub> to CP	Waveform 2	2.0 2.0					2.0 2.0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW CE to CP	Waveform 2	4.0 10.0					4.0 10.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW CE to CP	Waveform 2	0 0					0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width, HIGH or LOW	Waveform 1	4.0 6.0					4.0 6.0		ns


<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>3.</sup> Not more than one output should be shorted at at time. For testing IOS, the use of high-speed test apparatus and/or sample-and-hold techinques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, Ios tests should be performed last.


4. With ground applied to all data inputs and the Clock Enable input and all outputs open, I<sub>CC</sub> is measured after a momentary ground, then 4.5V is applied to clock.

FLIP-FLOP

### Preview



#### **TEST CIRCUITS AND WAVEFORMS**



- Edge-triggered D-type inputs
- Buffered positive edgetriggered Clock
- Buffered common Enable input
- True and Complement outputs

#### DESCRIPTION

The 'F379 is a 4-bit register with buffered common Enable. This device is similar to the 'F175 but features the common Enable rather than common Master Reset.

#### **Quad Parallel Register (with Enable)**

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F379		28mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F379N	
Plastic SO	N74F379D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
Ē	Enable Input (Active LOW)	1.0/1.0	20μA/0.6mA
D <sub>0</sub> -D <sub>3</sub>	Data Inputs	1.0/1.0	20μA/0.6mA
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20μA/0.6mA
Q <sub>0</sub> -Q <sub>3</sub>	Flip-Flop Outputs	50/33	1.0mA/20mA
$\overline{Q}_0-\overline{Q}_3$	Complement Outputs	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION




#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



#### LOGIC DIAGRAM



#### **FUNCTION TABLE**

	INPU	τs	OUT	PUTS
Ē	CP	D <sub>n</sub>	$\overline{\mathbf{Q}}_{\mathbf{n}}$	Qn
Н	t	Χ	NC	NC
L	t	Н	Н	L
L	1	L	L	Н

H = HIGH voltage level

L = LOW voltage level

X = Don't care

NC = No change

† = LOW-to-HIGH clock transition

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT	
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧	
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	-0.5 to +7.0	٧	
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA	
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧	
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA	
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C	

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER			54/74F		UNIT
	PANAMETER		Min	Nom	Max	UNII
.,	.,		4.5	5.0	5.5	٧
V <sub>CC</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				- 18	mA
Іон	HIGH-level output current				-1	mA
loL	LOW-level output current				20	mA
	T. Orașella de la		55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEST CONDITIONS	TEST CONDITIONS <sup>1</sup>				
	PARAMETER	TEST CONDITIONS	Min	Typ <sup>2</sup>	Max	UNIT	
V	HICH level output voltage	$V_{CC} = MIN, V_{IL} = MAX, I_{OH} = MAX,$	Mil	2.5	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	V <sub>IH</sub> = MIN	Com'l	2.7	3.4		٧
VoL	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{C}$		0.35	0.5	٧	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$		- 0.73	- 1.2	٧	
11	Input current at maximum input voltage	$V_{CC} = MAX, V_I = 7.0V$			5	100	μΑ
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$		i	1	20	μА
I <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$			- 0.4	- 0.6	mA
Ios	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		- 60	- 80	- 150	mA
Icc	Supply current (total) $V_{CC} = MAX; D, E = GND; CP = 1$					40	mA

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

### AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")


PARAMETER			54/74F					$74F$ $T_{A}, V_{CC}$ $Com'I$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		
		TEST CONDITIONS	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT					
			Min	Тур	Max	Min	Max	Min	Max	1
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	100	140				100		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to $Q_n$ , $\overline{Q}_n$	Waveform 1	4.0 5.0	5.0 6.5	6.5 8.5			4.0 5.0	7.5 9.5	ns

#### **AC SETUP REQUIREMENTS**


PARAMETER				54/74F		5	4F	74	4F	
		PARAMETER TEST CONDITIONS		A = +25°C A = +5.0V A = -50PF A = -50		$T_{A}, V_{CC}$ $MiI$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		$T_{A}, V_{CC}$ $Com'I$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW D <sub>n</sub> to CP	Waveform 2	3.0 3.0					3.0 3.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW D <sub>n</sub> to CP	Waveform 2	1.0 1.0	1				1.0 1.0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW E to CP	Waveform 2	6.0 6.0					6.0 6.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW E to CP	Waveform 2	0					0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP pulse width, HIGH or LOW	Waveform 1	4.0 5.0					4.0 5.0		ns

<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



#### FAST 54/74F395

#### SHIFT REGISTER

#### Preliminary

- 4-bit parallel load shift register
- Independent 3-State buffer outputs
- Separate Q<sub>3</sub> output for serial expansion
- Asynchronous Master Reset

#### DESCRIPTION

The 'F395 is a 4-Bit Shift Register with serial and parallel synchronous operating modes and four 3-state buffer outputs. The shifting and loading operations are controlled by the state of the Parallel Enable (PE) input. When PE is HIGH, data is loaded from the Parallel Data inputs (Do-D<sub>3</sub>) into the register synchronous with the HIGH-to-LOW transition of the Clock input (CP). When PE is LOW, the data at the Serial Data input (Ds) is loaded into the Qn flip-flop, and the data in the register is shifted one bit to the right in the direction  $(Q_0 \rightarrow Q_1 \rightarrow Q_2 \rightarrow Q_3)$  synchronous with the negative clock transition. The PE and Data inputs are fully edge-triggered and must be stable only one setup prior to the HIGH-to-LOW transition of the clock.

The Master Reset (MR) is an asynchronous active-LOW input. When LOW, the MR overrides the clock and all other inputs and clears the register.

The 3-state output buffers are designed to drive heavily loaded 3-state buses, or large

#### 4-Bit Cascadable Shift Register (3-State)

TYPE	TYPICAL, f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
74F395	105MHz	36mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to +70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F395N	
Plastic SO	N74F395D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
D <sub>0</sub> -D <sub>3</sub>	Data Inputs	1.0/1.0	20μA/0.6mA
PE	Enable Input	1.0/1.0	20μA/0.6mA
MR	Master Reset Input (Active LOW)	1.0/1.0	20μA/0.6mA
ŌĒ	Output Enable Input (Active LOW)	1.0/1.0	20μA/0.6mA
CP	Clock Pulse Input (Active Falling Edge)	1.0/1.0	20μA/0.6mA
$Q_3'$	Q <sub>3</sub> ' Serial Expansion Output		1.0mA/20mA
$Q_0-Q_3$	Data Outputs	150/33	3.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


capacitive loads. The active-LOW Output Enable ( $\overline{OE}$ ) controls all four 3-state buffers independent of the register operation. The data in the register appears at the outputs when  $\overline{OE}$  is LOW. The outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the

bus when  $\overline{OE}$  is HIGH. The output from the last stage is brought out separately. This output  $(Q_3)$  is tied to the Serial Data input  $(D_S)$  of the next register for serial expansion applications. The  $Q_3'$  output is not affected by the 3-state buffer operation.


#### **PIN CONFIGURATION**



#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



#### Preliminary

#### LOGIC DIAGRAM

SHIFT REGISTER



#### **MODE SELECT—FUNCTION TABLE**

REGISTER		INPUTS					OUTPUTS			
OPERATING MODES	MR	CP	PE	Ds	Dn	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	
Reset (clear)	L	Х	Х	Х	Х	L	L	L	L	
Shift right	H	ļ	l I	l h	X X	LΗ	q <sub>0</sub> q <sub>0</sub>	q <sub>1</sub> q <sub>1</sub>	q <sub>2</sub> q <sub>2</sub>	
Parallel load	H	ļ ļ	h h	X X	l h	L	ıπ	LH	L H	

3-STATE BUFFER		INPUTS	OUTPUTS		
OPERATING MODES	ŌĒ	Q <sub>n</sub> (Register)	$Q_0, Q_1, Q_2, Q_3$	Q' <sub>3</sub>	
Read	L	L H	L H	ПГ	
Disable buffers	H	L H	(Z) (Z)	L H	

H = HIGH voltage level

h = HIGH voltage level one setup time prior to the HIGH-to-LOW clock transition

L = LOW voltage level

I = LOW voltage level one setup time prior to the HIGH-to-LOW clock transition

q<sub>n</sub> = Lower case letters indicate the state of the referenced output one setup time prior to the HIGH-to-LOW clock transition

X = Don't care

#### SHIFT REGISTER FAST 54/74F395

#### Preliminary

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to +5	mA
V <sub>out</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	٧
l <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER		54/74F			HAUT
Ì			Min	Nom	Max	UNIT
	Supply voltage	Mil	4.5	5.0	5.5	٧
V <sub>cc</sub>		Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
VIL	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				- 18	mA
Іон	HIGH-level output current				- 3	mA
loL	LOW-level output current				20	mA
_	Operating free-air temperature	Mil	- 55		125	°C
TA		Com'l	0	-	70	°C

### Preliminary

SHIFT REGISTER

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	D. D. L. L. T. T. D.						54/74F395	 i	
	PARAMETER	IESI	TEST CONDITIONS <sup>1</sup>				Typ <sup>2</sup>	Max	UNIT
				Mil		2.5	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	$V_{CC} = MIN, V_{IH} = MIN,$ $V_{II} = MAX, I_{OH} = MAX$		Q <sub>3</sub>	Com'l	2.7	3.4		٧
		1 L = 1117 OX, 10 H = 1117 OX		Q <sub>0</sub> , Q <sub>1</sub> , Q <sub>2</sub> ,	$Q_3$	2.7			٧
			Q <sub>3</sub>	I <sub>OL</sub> = MAX	Com'l		0.35	0.5	٧
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN,$ $V_{IL} = MAX$	$Q_0, Q_1, Q_2, Q_3$ $I_{OL} = MAX$				0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	V <sub>cc</sub> =	MIN, I	= I <sub>IK</sub>			- 0.73	~ 1.2	٧
I <sub>ozh</sub>	Off-state output current, HIGH-level voltage applied	$V_{CC} = MIN, V_{IH} = MIN, V_{O} = 2.4V$ $Q_{O}, Q_{1}, Q_{2}, Q_{3}$				50	μΑ		
I <sub>OZL</sub>	Off-state output current, LOW-level voltage applied	$V_{CC} = MIN, V_{IH} = MIN,$ $V_O = 0.5V$		Q <sub>0</sub> , Q <sub>1</sub> , Q <sub>2</sub> ,	$Q_3$			- 50	μΑ
1 <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> =I	MAX, V <sub>I</sub> :	= 7.0V				100	μΑ
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = 1	MAX, V <sub>I</sub> =	= 2.7V				20	μΑ
I <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_1 = 0.4V$				- 0.4	0.6	mA	
	Short-circuit output	V <sub>CC</sub> = MAX		Q <sub>3</sub> ′		- 60		- 150	mA
los	current <sup>3</sup>			Q <sub>0</sub> , Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub>					mA
1	Supply current <sup>4</sup> (total)	V _ MAY		Condition	1				mA
1 <sub>CC</sub>	Supply current (total)	$V_{CC} = MAX$		Condition 2					mA

#### NOTES

### AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

				54/74F		54	4F	74F		
	PARAMETER	TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Com'i $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock frequency	Waveform 1	105			90		90		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Clock to Buffer outputs	Waveform 1	3.5 3.5		7.0 7.0	3.0 3.0	10.0 10.0	3.5 3.5	9.0 9.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Clock to Q <sub>3</sub> ' output	Waveform 1	3.5 3.5		7.0 7.0	3.0 3.0	10.0 10.0	3.5 3.5	9.0 9.0	ns
t <sub>PHL</sub>	Propagation delay, MR to output	Waveform 2	4.5		12.0	4.5	14.5	4.5	14.0	ns
t <sub>PZH</sub>	Enable time to HIGH level	Waveform 3	2.0		11.5	2.0	14.0	2.0	12.5	ns
t <sub>PZL</sub>	Enable time to LOW level	Waveform 4	2.0		7.5	2.0	10.0	2.0	8.5	ns
t <sub>PHZ</sub>	Disable time from HIGH level	Waveform 3	2.0		7.0	2.0	8.0	2.0	8.0	ns
t <sub>PLZ</sub>	Disable time from: LOW level	Waveform 4	2.0		5.5	2.0	7.5	2.0	6.5	ns

NOTE

Subtract 0.2ns from minimum values for SO package.

5

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.


<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

<sup>4.</sup> Measure ICC with Ds and Master Reset at 4.5V. The Data inputs grounded and outputs open under the following conditions: Condition 1: OE at 4.5V. A momentary 3V, then ground, applied to CP. Condition 2: Ground OE and CP inputs.

#### SHIFT REGISTER

#### Preliminary

#### **AC WAVEFORMS**



# 5


#### SHIFT REGISTER

#### Preliminary

#### **AC SETUP REQUIREMENTS**

				54/74F			4F	74F			
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$		OV =	$T_A$ , $V_{CC}$ Mil $C_L = 50 pF$ $R_L = 500 \Omega$		$T_{A}, V_{CC}$ $Com'I$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	Min	Max		
t <sub>w</sub>	Clock pulse width	Waveform 1	5.0			5.0		5.0		ns	
t <sub>w</sub>	Master Reset pulse width	Waveform 2	5.0			5.0		5.0		ns	
ts	Setup time, Data to clock	Waveform 5	4.0			4.0		4.0		ns	
t <sub>h</sub>	Hold time, Data to clock	Waveform 5	0			1.0		1.0		ns	
ts	Setup time, PE to clock	Waveform 5	8.0			9.0		9.0		ns	
th	Hold time, PE to clock	Waveform 5	0			0		0		ns	
t <sub>rec</sub>	Recovery time, MR to clock	Waveform 2	7.0			9.0		8.0		ns	


#### **TEST CIRCUITS AND WAVEFORMS**



#### SWITCH POSITION

TEST	SWITCH
<sup>†</sup> PLZ	closed
<sup>†</sup> PZL	closed
All other	open

#### TEST CIRCUIT FOR TOTEM-POLE OUTPUT (Q' ONLY)




#### DEFINITIONS

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



FARMIN		INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>t</sup> TLH	†THL			
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns			

#### Preview

#### 'F398 — Quad 2-Port Register With True & Complement Outputs 'F399 — Quad 2-Port Register

- Select inputs from two data sources
- Fully positive edgetriggered operation
- . Both True and Complement outputs - 'F398

n	F	S	C	R	١	P	т	۱	O	h	J

The 'F398 and 'F399 are the logical equivalent of a quad 2-input multiplexer feeding into four edge-triggered flip-flops. A common Select input determines which of the two 4-bit words is accepted. The selected data enters the flip-flops on the rising edge of the clock. The 'F399 is the 16-pin version of the 'F398, with only the Q outputs of the flip-flops available.

The 'F398 and 'F399 are high-speed quad 2-port registers. They select 4 bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit D-type output register is fully edge-triggered. The Data inputs  $(I_{0x}, I_{1x})$ and Select input (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation. The 'F398 has both Q and Q outputs.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F398		25mA
74F399	·	22mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES  V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F398N • N74F399N	
Plastic SO	N74F398D • N74F399D	
Ceramic DIP		
Ceramic LLCC		


SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
S	Common select input	1.0/1.0	20μA/0.6mA
CP	Clock pulse input (active rising edge)	1.0/1.0	20μA/0.6mA
I <sub>0a</sub> -I <sub>0d</sub>	Data inputs from source 0	1.0/1.0	20μA/0.6mA
I <sub>1a</sub> -I <sub>1d</sub>	Data inputs from source 1	1.0/1.0	20μA/0.6mA
Q <sub>a</sub> -Q <sub>d</sub>	Q <sub>a</sub> -Q <sub>d</sub> Register true outputs		1.0mA/20mA
$\overline{Q}_a - \overline{Q}_d$ Register complementary outputs ('F398)		50/33	1.0mA/20mA

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



#### Preview


#### **FUNCTION TABLE**

	INPUTS	OUTPUTS				
S	I <sub>0</sub>	11	Q	ā∗		
1	ı	х	L	н		
1	h	Х	Н	L		
h	Х	ı	L	н		
h	Х	h	Н	L		

#### \*'F398 only.

- I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition
- h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition
- L = LOW voltage level
- H = HIGH voltage level
- X = Don't Care

#### LOGIC DIAGRAM



# 5

### ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
lout	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### **RECOMMENDED OPERATING CONDITIONS**

PARAMETER				54/74F		UNIT
	FANAMETER		Min	Nom	Max	UNII
, , , , , , , , , , , , , , , , , , ,	O. and be and the man	Mil	4.5	5.0	5.5	V
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				<b>– 18</b>	mA
Гон	HIGH-level output current				- 1	mA
I <sub>OL</sub>	LOW-level output current			,	20	mA
_		Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### Preview

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TEST CONDITIONS <sup>1</sup>			54/7	UNIT		
	· · · · · · · · · · · · · · · · · · ·				Min	Typ <sup>2</sup>	Max	
V	HIGH-level output voltage	$V_{CC} = MIN, V_{IL} = MAX, I_{OH} = MAX,$ $V_{IH} = MIN$		Mil	2.5	3.4		V
V <sub>OH</sub>				Com'l	2.7	3.4		V
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5	٧
VIK	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				-0.73	-1.2	٧
l <sub>į</sub>	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$				5	100	μΑ
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$				1	20	μΑ
I <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$				-0.4	-0.6	mA
Ios	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX			-60	-80	-150	mA
	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX 'F398' 'F399				25	38	mA
l'cc	Supply current (total)					22	34	mA

#### NOTES

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

### AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

		54/74F			54F		74F		
PARAMETER	TEST CONDITIONS	V <sub>C</sub> C	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Com'l $C_L = 50pF$ $R_L = 500\Omega$		UNIT
	*	Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub> Input clock frequency	Waveform 1	100	140				100		MHz
$t_{PLH}$ Propagation delay $t_{PHL}$ CP to Q or $\overline{Q}$	Waveform 1	3.5 5.0	6.0 8.5	8.0 11			3.5 5.0	9.0 12	ns

NOTE

Subtract 0.2 ns from minimum values for SO Package.

#### **AC SETUP REQUIREMENTS**

PARAMETER						$\begin{array}{c} 54F \\ T_A, V_{CC} \\ Mil \\ C_L = 50pF \\ R_L = 500\Omega \end{array}$				UNIT
		TEST CONDITIONS								
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW In to CP	Waveform 2	4.0 4.0					4.0 4.0		ns
t <sub>h</sub> (H)	Hold time, HIGH or LOW In to CP	Waveform 2	1.0 1.0					1.0 1.0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW S to CP	Waveform 2	7.5 7.5					8.5 8.5		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW S to CP	Waveform 2	0					0		ns
t <sub>W</sub> (H) t <sub>W</sub> (L)	Clock pulse width, HIGH or LOW	Waveform 1	6.0 6.0					6.0 6.0		ns


<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HiGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

<sup>4.</sup>  $I_{CCH}$ ,  $V_{IN} = GND$ ,  $I_{CCL}$ ,  $V_{IN} = Open$ .

### Preview

#### **AC WAVEFORMS**





## **8 Bit Identity Comparator**

- Compares two 8-bit words in 6.5ns typical
- Expandable to any word length

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F521	7.0ns	20.0mA

## DESCRIPTION

The 'F521 is an expandable 8-bit comparator. It compares two words of up to 8 bits each and provides a LOW output when the two words match bit for bit. The expansion input  $I_{A=B}$  also serves as an active-LOW enable input.

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F521N	
Plastic SO	N74F521D	
Ceramic DIP		S54F521F
Ceramic LLCC		S54F521G

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
A <sub>0</sub> -A <sub>7</sub>	Word A Inputs	1.0/1.0	20μA/0.6mA
B <sub>0</sub> -B <sub>7</sub>	Word B Inputs	1.0/1.0	20μA/0.6mA
Ī <sub>A=B</sub>	Expansion or Enable Input (Active-LOW)	1.0/1.0	20μA/0.6mA
$\overline{O}_{A=B}$	Identity Output (Active-LOW)	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu$ A in the HIGH state and 0.6mA in the LOW state.


#### **PIN CONFIGURATION**




#### LOGIC SYMBOL



## LOGIC SYMBOL (IEEE/IEC)



**COMPARATOR** 



## **TRUTH TABLE**

lı .	Inputs		
Ī <sub>A = B</sub>	A, B	$\overline{O}_{A=B}$	
L	A = B*	L	
L	A≠B	Н	
Н	A = B*	Н	
Н	A≠B	Н	

H = HIGH Voltage Level

L = LOW Voltage Level

 $^*A_0 = B_0$ ,  $A_1 = B_1$ ,  $A_2 = B_2$ , etc.

## ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	-0.5 to +7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	V
l <sub>out</sub>	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to +125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F		UNIT
1			PARAMETER		Min Nom	
V	Supply voltage	Mil	4.5	5.0	5.5	V
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				- 18	mA
Іон	HIGH-level output current				<b>– 1</b>	mA
I <sub>OL</sub>	LOW-level output current				20	mA
+	Operating free air temperature	Mil	<b>–</b> 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEC	TEST CONDITIONS <sup>1</sup>			54/74F521			
	PARAMETER	TEST CONDITIONS			Min	Typ <sup>2</sup>	Max	UNIT	
V	HIGH lovel output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub>	= MAX, V <sub>IH</sub> = MIN,	Mil	2.5	3.4		٧	
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> :	I <sub>OH</sub> = MAX Com		2.7	3.4		٧	
VoL	LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OL</sub> = MAX				0.35	0.5	٧	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$				- 0.73	- 1.2	٧	
11	Input current at maximum input voltage	V <sub>cc</sub> :	V <sub>CC</sub> = MAX, V <sub>1</sub> = 7.0V			5	100	μA	
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> :	$V_{CC} = MAX, V_I = 2.7V$			1	20	μΑ	
IIL	LOW-level input current	V <sub>cc</sub> :	$V_{CC} = MAX, V_i = 0.5V$			- 0.4	- 0.6	mA	
Ios	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_{O} = 0.0V$		- 60	- 90	- 150	mA		
	Supply current <sup>4</sup> (total)	V - MAY	I <sub>CCH</sub> Outputs	HIGH		24	36	mA	
1cc	Supply culterit (total)	V <sub>CC</sub> = MAX	I <sub>CCL</sub> Outputs I			15.5	23	mA	

#### NOTES

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25 °C.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing los, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, log tests should be performed last.

<sup>4.</sup> For I<sub>CCH</sub> all inputs are grounded except B<sub>0</sub>, which is at 4.5V. For I<sub>CCL</sub> all inputs are grounded.

## **COMPARATOR**


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

				54/74F		54F		74F		
	PARAMETER	TEST CONDITIONS	V,	<sub>A</sub> = + 25° <sub>CC</sub> = + 5.0 i0pF, R <sub>L</sub> =	V	CL=	<sub>C</sub> = Mil 50pF 500Ω	CL=	:=Com'l :50pF :500Ω	UNIT
			Min	Тур	Max	Min	Max	Min	Max	1
t <sub>PLH</sub>	Propagation delay $A_N$ or $B_N$ to $\overline{O}_{A=B}$	Waveform 1, 2	3.5 4.0	8.0 8.0	9.5 9.0	3.5 2.5	15 12	3.5 4.0	11 10.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay $\overline{I}_{A=B}$ to $\overline{O}_{A=B}$	Waveform 2	3.0 3.5	5.0 6.5	6.5 7.0	3.0 3.5	12.0 9.0	3.0 3.5	7.5 8.0	ns

LOAD

Subtract 0.2ns from minimum values for SO package.


## **APPLICATIONS**




5

## **COMPARATOR**

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



## Preview

- 8-bit bidirectional register with bus-oriented input-output
- Independent serial inputoutput to register
- Register bus comparator with 'equal to', 'greater than' and 'less than' outputs
- Cascadable in groups of 8 bits
- Open-collector comparator outputs for AND-wired expansion
- Two's complement or magnitude compare

#### **DESCRIPTION**

The 'F524 is an 8-bit bidirectional register with parallel input and output plus serial input and output progressing from LSB to MSB. All data inputs, serial and parallel, are loaded by the rising edge of the input clock. The device functions are controlled by two control lines (S<sub>0</sub>, S<sub>1</sub>) to execute shift, load, hold and read out.

An 8-bit comparator examines the data stored in the registers and on the data bus. Three true-HIGH, open-collector outputs representing 'register equal to bus', 'register greater than bus' and 'register less than bus' are provided. These outputs

## 8-Bit Register Comparator (Open-Collector + 3-State)

TYPE	TYPICAL, f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
74F524		

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F524N	
Plastic SO	N74F524D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
S <sub>0</sub> , S <sub>1</sub>	Mode Select Inputs	1.0/1.0	20μA/0.6mA
C/SI	Status Priority or Serial Data Input	1.0/1.0	20μA/0.6mA
CP Clock Pulse Input (Active Rising Edge)		1.0/1.0	20μA/0.6mA
SE	SE Status Enable Input (Active LOW)		20μA/0.6mA
М	M Compare Mode Select Input		20μA/0.6mA
WO WO	Parallel Data Inputs or	2.5/1.0	50μA/0.6mA
1/0 <sub>0</sub> -1/0 <sub>7</sub>	3-State Parallel Data Outputs	150/33	3.0mA/20mA
C/SO	Status Priority or Serial Data Output	50/33	1.0mA/20mA
LT	Register Less Than Bus Output	OC*/33	OC*/20mA
EQ	Register Equal To Bus Output	OC*/33	OC*/20mA
GT	Register Greater Than Bus Output	OC*/33	OC*/20mA

NOTE


One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.

\*OC = Open Collector.


can be disabled to the OFF state by the use of Status Enable (SE). A mode control has also been provided to allow two's

complement as well as magnitude compare. Linking inputs are provided for expansion to longer words.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



## LOGIC SYMBOL (IEEE/IEC)



## COMPARATOR

#### Preview

#### **FUNCTIONAL DESCRIPTION**

The 'F524 contains eight D-type flip-flops connected as a shift register with provision for either parallel or serial loading. Parallel data may be read from or loaded into the registers via the data bus  $I/O_0$ - $I/O_7$ . Serial data is entered from the C/SI input and may be shifted into the register and out through the C/SO output. Both parallel and serial data entry occurs on the rising edge of the input clock (CP). The operation of the shift register is controlled by two signals,  $S_0$  and  $S_1$ , according to the Select Truth Table. The 3-state parallel output buffers are enabled only in the Read mode.

#### **SELECT TRUTH TABLE**

S <sub>0</sub>	S <sub>1</sub>	OPERATION
L	L	HOLD—Retains data in shift register
L	н	READ—Read contents in
н	L	register onto data bus SHIFT—Allows serial shifting
н	н	on next rising clock edge LOAD—Load data on bus into register.

H = HIGH Voltage Level L = LOW Voltage Level

One port of an 8-bit comparator is attached to the data bus while the other port is tied to the outputs of the internal register. Three active-OFF, open-collector outputs indicate whether the contents held in the shift register are 'greater than' (GT), 'less than' (LT), or 'equal to (EQ) the data on the input bus. A HIGH signal on the Status Enable (SE) input disables these outputs to the OFF state. A Mode control input (M) allows selection between a straightforward magnitude compare or a comparison between two's complement numbers.

#### NUMBER REPRESENTATION SELECT TABLE

-	
M	OPERATION
L	Magnitude compare
н	Two's complement compare

H = HIGH Voltage Level L = LOW Voltage Level

For 'greater than' or 'less than' detection, the C/SI input must be held HIGH, as indicated in the Status Truth Table. The internal logic is arranged such that a LOW signal on the C/SI input disables the 'greater than' and 'less than' outputs. The C/SO

output will be forced HIGH if the 'equal to' status condition exists, otherwise C/SO will be held LOW. These facilities enable the 'F524 to be cascaded for word lengths greater than 8 bits.

## STATUS TRUTH TABLE (Hold Mode)

INPUTS				OUT	PU	rs
SE	C/SI	Data Comparison	EQ	GΤ	LT	c/so
н	Х	Х	Н	Н	H	1
L	н	O <sub>A</sub> -O <sub>H</sub> > I/O <sub>0</sub> -I/O <sub>7</sub>	L	н	Н	L
Ľ	L	$O_A - O_H$ = $I/O_0 - I/O_7$	н	н	н	н
L	н	O <sub>A</sub> -O <sub>H</sub> < I/O <sub>0</sub> -I/O <sub>7</sub>	L	н	Н	L
L	н	O <sub>A</sub> -O <sub>H</sub> > I/O <sub>0</sub> -I/O <sub>7</sub>	L	н	L	L
L	н	$O_A - O_H$ = $I/O_0 - I/O_7$	н	L	L	н
L	Н	O <sub>A</sub> -O <sub>H</sub> < I/O <sub>0</sub> -I/O <sub>7</sub>	L	L	н	L


- = HIGH if data are not equal, otherwise LOW
- = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial

Word length expansion (in groups of 8 bits) can be achieved by connecting the C/SO output of the more significant byte to the C/SI input of the next less significant byte and also to its own SE input (see Figure a). The C/SI input of the most significant device is held HIGH while the SE input of the least significant device is held

LOW. The corresponding status outputs are AND-wired together. In the case of two's complement number compare, only the Mode input to the most significant device should be HIGH. The Mode inputs to all other cascaded devices are held LOW.

Suppose that an inequality condition is detected in the most significant device. Assuming that the byte stored in the register is greater than the byte on the data bus, then the EQ and LT outputs will be pulled LOW, whereas the GT output will float HIGH. Also, the C/SO output of the most significant device will be forced LOW, disabling the subsequent devices but enabling its own status outputs. The correct status condition is thus indicated. The same applies if the registered byte is less than the data byte, only in this case the EQ and GT outputs go LOW, whereas LT output floats HIGH.

If an equality condition is detected in the most significant device, its C/SO output is forced HIGH. This enables the next less significant device and also disables its own status outputs. In this way, the status output priority is handed down to the next less significant device which now effectively becomes the most significant byte. The worst case propagation delay for a compare operation involving 'n' cascaded 'F524s will be when an equality condition is detected in all but the least significant byte. In this case, the status priority has to ripple all the way down the chain before the correct status output is established. Typically, this will take 35+6 (n-s) ns.




# E

## Preview

## LOGIC DIAGRAM

**COMPARATOR** 



## ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
VIN	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

## Preview

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER					UNIT	
	FANAMETER		Min	Nom	Max	UNIT
	Supply voltage	Mil	4.5	5.0	5.5	V
V <sub>cc</sub>		Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				<b>– 18</b>	mA
Іон	HIGH-level output current				- 3	mA
l <sub>OL</sub>	LOW-level output current				20	mA
		Mil	- 55		125	°C
TA	Operating free-air temperature	Com'I	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER TEST CONDITIONS <sup>1</sup>					54/74F524			
	PARAMETER	TEST CONDITIONS			Min	Typ <sup>2</sup>	Max	UNIT
				Mil	2.4	3.4		٧
.,		$V_{CC} = MIN, V_{IL} = MAX,$	I <sub>OH</sub> = MAX	Com'l	2.7	3.4		V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>IH</sub> = MIN	1 4 4	Mil	2.5	3.4		٧
			I <sub>OH</sub> = - 1mA	Com'l	2.7	3.4		V
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MI$	N, V <sub>IL</sub> = MAX, I <sub>OL</sub> =	MAX		0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> =	MIN, $I_i = I_{iK}$			- 0.73	- 1.2	٧
l <sub>ozh</sub>	Off-state output current, HIGH-level voltage applied	V <sub>CC</sub> = MAX, V	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_{O} = 2.4V$				50	μΑ
I <sub>OZL</sub>	Off-state output current LOW-level voltage applied	V <sub>CC</sub> = MAX, V	$_{H} = MIN, V_{O} = 0.5V$			- 2	- 50	μА
l <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> = M	AX, V <sub>I</sub> = 7.0V			5	100	μА
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = M	AX, V <sub>I</sub> = 2.7V			1	20	μΑ
IIL	LOW-level input current	V <sub>CC</sub> = M	$AX, V_1 = 0.5V$			- 0.4	- 0.6	mA
los	Short-circuit output current <sup>3</sup>	V <sub>C</sub>	c= MAX		- 60	- 80	- 150	mA
			I <sub>CCH</sub> Outputs	HIGH				mA
Icc	Supply current (total)	V <sub>CC</sub> = MAX I <sub>CCL</sub> Outputs LOW		LOW			180	mA
			I <sub>CCZ</sub> Outputs OFF					mA

#### NOTES

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

For Conductions shown as with or max, use the appropriate value specified under commitments of particles.
 All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
 Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

## **COMPARATOR**

## Preview

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

				54/74F	:	5	4F	7-	4F	
	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> C R	= + 25 c = + 5 c = 50 c = 500	5.0V pF	C <sub>1</sub> =	V <sub>CC</sub> fil 50pF 500Ω	C <sub>1</sub> =	V <sub>CC</sub> om'l 50pF 500Ω	UNIT
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum shift frequency	Waveform 4	50					50		MHz
t <sub>PLH</sub>	Propagation delay I/O <sub>n</sub> to EQ	Waveform 2	9.5 6.0		20 12			9.5 6.0	22.5 13	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay I/O <sub>n</sub> to GT	Waveform 2	8.5 7.0		18 14.5			8.5 7.0	19 15.5	ns
t <sub>PLH</sub>	Propagation delay I/O <sub>n</sub> to LT	Waveform 2	7.0 6.0		16 14			7.0 6.0	18 15	ns
t <sub>PLH</sub>	Propagation delay I/O <sub>n</sub> to C/SO	Waveform 2	9.0 6.0		19.5 13			9.0 6.0	21.5 14	ns
t <sub>PLH</sub>	Propagation delay CP to EQ	Waveform 4	10.5 4.0		22 9.0			10.5 3.5	24.5 10	ns
t <sub>PLH</sub>	Propagation delay GP to GT	Waveform 4	10 9.0		21 20			10 9.0	22 21.5	ns
t <sub>PLH</sub>	Propagation delay CP to LT	Waveform 4	9.0 6.0		19.5 12.5			9.0 6.0	21 13.5	ns
t <sub>PLH</sub>	Propagation delay CP to C/SO (compare)	Waveform 4	8.5		18.5			8.5	21.5	ns
t <sub>PLH</sub>	Propagation delay CP to C/SO (serial shift)	Waveform 4	5.0 5.0		10.5 10			5.0 5.0	11.5 11	ns
t <sub>PLH</sub>	Propagation delay C/SI to GT	Waveform 1	9.0 3.5		19 8.5			9.0 3.0	20 9.5	ns
t <sub>PLH</sub>	Propagation delay C/SI to LT	Waveform 1	8.0 4.0		17 8.5			8.0 4.0	18 9.5	ns
t <sub>PLH</sub>	Propagation delay S <sub>0</sub> , S <sub>1</sub> to C/SO	Waveform 2	7.0 6.0		14.5 12			7.0 6.0	15.5 13	ns
t <sub>PLH</sub>	Propagation delay SE to EQ	Waveform 2	4.0 2.5		8.0 6.0			4.0 2.5	9.0 6.5	ns
t <sub>PLH</sub>	Propagation delay SE to GT	Waveform 2	7.5 3.5		16 8.0			7.5 3.5	17 9.0	ns
t <sub>PLH</sub>	Propagation delay SE to LT	Waveform 2	5.0 3.5		11 8.0			5.0 3.5	12 9.0	ns
t <sub>PLH</sub>	Propagation delay C/SI to C/SO	Waveform 2	4.5 4.0		9.5 9.5			4.5 4.0	10.5 10.5	ns
t <sub>PLH</sub>	Propagation delay M to GT	Waveform 2	8.0 7.0		17 15.5			8.0 7.0	18 17	ns
t <sub>PLH</sub>	Propagation delay M to LT	Waveform 2	8.5 5.5		19 12			8.5 5.5	21 13	ns
t <sub>PZH</sub>	Output enable time S <sub>0</sub> , S <sub>1</sub> to I/O <sub>n</sub>	Waveform 5 Waveform 6	6.0 6.5		13 14.5			6.0 6.5	14 15.5	ns
t <sub>PHZ</sub>	Output disable time S <sub>0</sub> , S <sub>1</sub> to I/O <sub>n</sub>	Waveform 5 Waveform 6	5.0 5.5		10 12.5			5.0 5.5	11 13.5	ns

NOTE

Subtract 0.2ns from minimum values for SO package.

FAST 54/74F524


## **COMPARATOR**

## **Preview**

#### **AC SETUP REQUIREMENTS**


PARAMETER			54/74F T <sub>A</sub> = + 25°C		°C	54F T <sub>A</sub> , V <sub>CC</sub>		74F T <sub>A</sub> , V <sub>CC</sub> Com'l		
		TEST CONDITIONS	$V_{CC} = +5.0V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$			$\begin{array}{c} \text{Mil} \\ \text{C}_{\text{L}} = 50 \text{pF} \\ \text{R}_{\text{L}} = 500 \Omega \end{array}$		$C_L = 50 pF$ $R_L = 500 \Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW ${\rm I/O_n}$ to CP	Waveform 3	5.0 5.0						5.0 5.0	ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW I/O <sub>n</sub> to CP	Waveform 3	0 0						0 0	ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW S <sub>0</sub> , S <sub>1</sub> to CP	Waveform 3	10 10						10 10	ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW C/SI to CP	Waveform 3	5.0 7.0						5.0 7.0	ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW C/SI to CP	Waveform 3	0						0	ns
t <sub>W</sub> (H)	Clock pulse width HIGH	Waveform 4	4.0						4.0	ns

#### **AC WAVEFORMS**



## **COMPARATOR**

## **TEST CIRCUITS AND WAVEFORMS**



#### SWITCH POSITION

TEST	SWITCH
t <sub>PLZ</sub> , t <sub>PZL</sub> OC	closed closed
All other	open


#### **DEFINITIONS**

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

 $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.





F		INPUT PULS	E REQUIREMEN	ITS	
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>†</sup> TLH	<sup>t</sup> THL
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns

'F533 Octal Transparent Latch (3-State)
'F534 Octal D Flip-Flop (3-State)

- 8-bit transparent latch 'F533
- 8-bit positive edgetriggered register — 'F534
- 3-State inverting output buffers
- Common 3-State Output Enable
- Independent register and 3-State buffer operation

#### DESCRIPTION

The 'F533 is an octal transparent latch coupled to eight 3-State inverting output buffers. The two sections of the device are controlled independently by latch Enable (E) and Output Enable (OE) control gates.

The data on the D inputs are transferred to the latch outputs when the latch Enable (E) input is HIGH. The latch remains transparent to the data inputs while E is HIGH, and stores the data present one setup time before the HIGH-to-LOW enable transition.

The 3-State inverting output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-LOW Output Enable (OE) controls all eight 3-State buffers independent of the latch operation. When OE is LOW, the latched or transparent data appears at the outputs. When OE is HIGH, the outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.

The 'F534 is an 8-bit edge-triggered register coupled to eight 3-State inverting output buffers. The two sections of the

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F533	6.0ns	41mA
74F534	6.6ns	55mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to +70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F533N • F74F534N	
Plastic SO	N74F533D • N74F534D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
D <sub>0</sub> -D <sub>7</sub> ('F533 & 'F534)	Data Inputs	1.0/1.0	20μA/0.6mA
E ('F533)	Latch Enable Input (Active HIGH)	1.0/1.0	20μA/0.6mA
ŌĒ ('F533 & 'F534)	Output Enable Input (Active LOW)	1.0/1.0	20μA/0.6mA
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20μA/0.6mA
Q <sub>0</sub> -Q <sub>7</sub> ('F533 & 'F534)	3-State Outputs	150/33	3mA/20mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


device are controlled independently by the Clock (CP) and Output Enable ( $\overline{OE}$ ) control gates.

The register is fully edge triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition,


#### PIN CONFIGURATION



#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)




transferred to the corresponding flipflop's Q output. The clock buffer has about 400mV of hysteresis built in to help minimize problems that signal and ground noise can cause the clocking operation. The 3-State inverting output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-LOW Output Enable (OE) controls all eight 3-State buffers independent of the register operation. When

OE is LOW, data in the register appears at the outputs. When OE is HIGH, the outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.

#### LOGIC DIAGRAM, 'F533



#### LOGIC DIAGRAM, 'F534



#### **MODE SELECT — FUNCTION TABLE, 'F533**

OPERATING MODES	INPUTS			INTERNAL REGISTER	OUTPUTS
OPERATING MODES	ŌĒ	E	D <sub>n</sub>	INTERNAL REGISTER	$\overline{\mathbf{Q}}_0$ - $\overline{\mathbf{Q}}_7$
Enable and read register	and register		X	L	Н
Lilable and read register	L	Н	X	н	L
Latch and read register	L	L	L	L	Н
Eaton and road rogistor	L	<u> </u> L	н	Н	L
Latch register and disable outputs	Н	X	X	X	(Z)
Later register and disable outputs	н	\ X	X	X	(Z)

#### MODE SELECT — FUNCTION TABLE, 'F534

OPERATING MODES		INPUTS		INTERNAL REGISTER	OUTPUTS
OFERATING MODES	ŌĒ	СР	D <sub>n</sub>	INTERNAL REGISTER	$\overline{\mathbf{Q}}_0$ - $\overline{\mathbf{Q}}_7$
Load and read register	L L	† †	l h	L H	H
Disable outputs	H	X	× ×	X X	(Z) (Z)

H = HIGH voltage level

Signetics

h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition or HIGH-to-LOW  $\overline{\text{OE}}$  transition

L = LOW voltage level

X = Don't care

I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition or HIGH-to-LOW  $\overline{\text{OE}}$  transition

<sup>(</sup>Z) = HIGH impedance "off" state

<sup>1 =</sup> LOW-to-HIGH clock transition

## ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>out</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	V
I <sub>OUT</sub>	Current applied to output in LOW output state	40	48	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F		UNIT
	PARAMETER		Min	Nom	Max	ONII
V	Supply veltage	Mil	4.5	5.0	5.5	V
V <sub>CC</sub>	Supply voltage	Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	V <sub>IH</sub> HIGH-level input voltage           V <sub>IL</sub> LOW-level input voltage		2.0			V
VIL					0.8	V
I <sub>IK</sub>	Input clamp current				- 18	mA
I <sub>OH</sub>	HIGH-level output current				- 3	mA
	LOW level entent correct	Mil			20	mA
OL	I <sub>OL</sub> LOW-level output current				24	mA
<b>T</b>	T <sub>A</sub> Operating free-air temperature		- 55		125	°C
¹ A			0		70	°C

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	METER TEST CONDITIONS <sup>1</sup>				54/74F533, 53	74F533, 534	
	PARAMETER	IESI CC	TEST CONDITIONS			Typ <sup>2</sup>	Max	UNIT
· · ·	HICH lovel output veltage	$V_{CC} = MIN, V_{IH} = MIN,$	1 MAY	Mil	2.4	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	$V_{IL} = MAX$	I <sub>OH</sub> = MAX	Com'l	2.7	3.4		V
V	LOW level autout valtage	$V_{CC} = MIN, V_{IH} = MIN,$	$I_{OL} = 20 \text{mA}$	Mil		0.35	0.5	٧
V <sub>OL</sub>	LOW-level output voltage	$V_{IL} = MAX$	$I_{OL} = 24mA$	Com'l		0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = N$	$IIN, I_i = I_{iK}$			- 0.73	- 1.2	٧
I <sub>OZH</sub>	Off-stage output current, HIGH-level voltage applied	V <sub>CC</sub> = MAX, V <sub>I</sub>	$V_{CC} = MAX, V_{IH} = MIN, V_O = 2.4V$			2	50	μΑ
I <sub>OZL</sub>	Off-state output current, LOW-level voltage applied	V <sub>CC</sub> = MAX, V <sub>I</sub>	$_{H} = MIN, V_{O} = 0.5V$			- 2	- 50	μΑ
I <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MA	$AX, V_i = 7.0V$			5	100	μΑ
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = MA	$V_1 = 2.7V$			1	20	μΑ
IIL	LOW-level input current	$V_{CC} = MAX, V_I = 0.5V$				- 0.4	- 0.6	mA
Ios	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_O = 0.0V$			- 60	- 90	- 150	mA
	Cumply ourrant4 (total)	V MAY	'F533			41	61	mA
Icc	Supply current <sup>4</sup> (total)	$V_{CC} = MAX$	'F534			55	86	mA

#### NOTES

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

Not more than one output should be shorted at a time. For testing Ios, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, Ios tests should be performed last.

 <sup>&#</sup>x27;F533 measure I<sub>CCZ</sub> with OE input at 4.5V, D<sub>n</sub> and E inputs at ground and all outputs open.
 'F534 measure I<sub>CCZ</sub> with OE inputs at 4.5V and D<sub>n</sub> inputs at ground and all outputs open.

## AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic")

					54/74F		54	lF.	74F		
PARAMETER		TEST CONDITIONS		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Mil $C_L = 50 pF$ $R_L = 500 \Omega$		$T_A$ , $V_{CC}$ Com'I $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
				Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 3	'F534	100			60		70		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to output	Waveform 6	'F533	4.0 3.0	6.9 5.2	9.0 7.0	4.0 3.0	12 9.0	4.0 3.0	10 8.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Latch Enable to output	Waveform 7	'F533	5.0 3.0	8.5 5.6	11 7.0	5.0 3.0	14 9.0	5.0 3.0	13 8.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Clock to output	Waveform 3	'F534	4.0 4.0	6.5 6.5	8.5 8.5	4.0 4.0	10.5 11	4.0 4.0	10 10	ns
t <sub>PZH</sub>	Enable time to HIGH level Enable time to LOW level	Waveform 1 Waveform 2	'F533	2.0 2.0	7.7 5.1	10 6.5	2.0 2.0	12.5 9.0	2.0 2.0	11 7.5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Disable time from HIGH level Disable time from LOW level	Waveform 1 Waveform 2	'F533	2.0 2.0	4.7 4.1	6.0 5.5	2.0 2.0	8.5 7.5	2.0 2.0	7.0 6.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Enable time to HIGH level Enable time to LOW level	Waveform 1 Waveform 2	'F534	2.0 2.0	9.0 5.8	11.5 7.5	2.0 2.0	14 10	2.0 2.0	12.5 8.5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Disable time from HIGH level Disable time from LOW level	Waveform 1 Waveform 2	'F534	2.0 2.0	5.3 4.3	7.0 5.5	2.0 2.0	8.0 7.5	2.0 2.0	8.0 6.5	ns

NOTE


Subtract 0.2ns from minimum values for SO package.

#### **AC SETUP REQUIREMENTS**


				54/74F		54	1F	74F		
PARAMETER		TEST CONDITIONS	Test conditions $ \begin{array}{c} T_A = +25^{\circ}\text{C} \\ V_{CC} = +5.0V \\ C_L = 50\text{pF} \\ R_L = 500\Omega \end{array} $		$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Com'l $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
1			Min	Тур	Max	Min	Max	Min	Max	1
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, Data to Enable, HIGH or LOW	Waveform 5 'F533	2.0 2.0			2.0 2.0		2.0 2.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, Data to Enable, HIGH or LOW	Waveform 5 'F533	3.0 3.0			3.0 3.0		3.0 3.0		ns
t <sub>W</sub> (H)	Enable pulse width HIGH	Waveform 5 'F533	6.0			6.0		6.0		ns
t <sub>s</sub> (H)	Setup time, Data to Clock, HIGH or LOW	Waveform 4 'F534	2.0 2.0			2.5 2.0		2.0 2.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, Data to Clock, HIGH or LOW	Waveform 4 'F534	2.0 2:0			2.0 2.5		2.0 2.0		ns
t <sub>W</sub> (H) t <sub>W</sub> (L)	Clock pulse width, HIGH or LOW	Waveform 3 'F534	7.0 6.0			7.0 6.0		7.0 6.0		ns

5

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



#### SWITCH POSITION


TEST	SWITCH
<sup>†</sup> PLZ	closed
<sup>†</sup> PZL	closed
All other	open

#### **DEFINITIONS**

 $R_L$  = Load resistor; see AC CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T = Termination$  resistance should be equal to  $Z_{OUT}$  of pulse generators.



F44411 V		INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	Pulse Width	t <sub>TLH</sub>	tTHL				
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns				

5

## TRANSCEIVERS FAST 54/74F545

#### Preview

- High impedance NPN base inputs for reduced loading (20μA in HIGH and LOW states)
- Higher drive than 8304
- 8-bit bidirectional data flow reduces system package count
- 3-State inputs/outputs for interfacing with busoriented systems
- 20mA and 64mA bus drive capability on A and B ports, respectively
- Transmit/Receive and Output Enable simplify control logic

#### DESCRIPTION

The 'F545 is an 8-bit, 3-state, high-speed transceiver. It provides bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 20mA bus drive capability on the A ports and 64mA bus drive capability on the B ports.

One input, Transmit/Receive  $(T/\overline{R})$  determines the direction of logic signals through the

# Octal Bidirectional Transceiver (With 3-State Inputs/Outputs)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F545		

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES $V_{CC} = 5V \pm 5\%$ ; $T_A = 0$ °C to + 70°C	MILITARY RANGES $V_{CC} = 5V \pm 10\%; T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$
Plastic DIP	N74F545N	
Plastic SO	N74F545D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

#### INPUT AND OUTPUT LOADING AND FANOUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
ŌĒ	Output Enable Input (Active LOW)	1.0/0.033	20μΑ/20μΑ
T/R	Transmit/Receive Input	1.0/0.033	20μΑ/20μΑ
A <sub>0</sub> -A <sub>7</sub>	Side A 3-State Data Inputs or 3-State Outputs	3.50/0.033 150/33	70μΑ/20μΑ 3mA/20mA
B <sub>0</sub> -B <sub>7</sub>	Side B 3-State Data Inputs or 3-State Outputs (Commercial) 3-State Outputs (Military)	3.50/0.033 750/107 600/80	70μΑ/20μΑ 15mA/64mA 12mA/48mA


NOTE:

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


bidirectional transceiver. Transmit enables data from A ports to B ports; Receive enables data from B ports to A ports. The Output Enable input disables both A and B ports by placing them in a 3-state condition.

The 'F545 performs the same function as the 'F245 the only difference being package pin assignments.


#### PIN CONFIGURATION



#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



## **TRANSCEIVERS**

## Preview

## **LOGIC DIAGRAM**



## **FUNCTION TABLE**

INP	UTS	OUTDUTO
ŌĒ	T/R	OUTPUTS
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	Х	High Z

H = HIGH voltage level

L = LOW voltage level X = Immaterial

Z = High impedance

**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT	
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	-0.5 to +7.0	٧	
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V	
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA	
V <sub>OUT</sub>	Voltage applied to output in HIGH output state		- 0.5 to + 5.5	- 0.5 to + 5.5	٧
	Comment and lind to a start in LOW and a start	A <sub>0</sub> -A <sub>7</sub>	40	48	mA
lout	Current applied to output in LOW output state	B <sub>0</sub> -B <sub>7</sub>	96	128	mA
TA	Operating free-air temperature range		- 55 to + 125	0 to 70	°C

#### **RECOMMENDED OPERATING CONDITIONS**

	DADAMETED		54/74F			UNIT
	PARAMETER		Min	Nom	Max	JUNII
· · ·	Complement	Mil	4.5	5.0	5.5	٧
$v_{cc}$	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage			0.8	٧	
l <sub>ik</sub>	Input clamp current				<b>– 18</b>	mA
	HIGH-level output current, A <sub>0</sub> -A <sub>7</sub>	Mil			- 3	mA
ЮН		Com'l			<b>–</b> 3	mA
	HOUSE DE D	Mil			- 12	mA
I <sub>OH</sub>	HIGH-level output current, B <sub>0</sub> -B <sub>7</sub>	Com'l			<b>– 15</b>	mA
•	LOWI and anterior and A. A.	Mil			20	mA
loL	LOW-level output current, A <sub>0</sub> -A <sub>7</sub>	Com'l			24	mA.
	LOW level autout autout B. B.	Mil			48	mA
lor	LOW-level output current, B <sub>0</sub> -B <sub>7</sub>	Com'l			64	mA
_	0	Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

## **TRANSCEIVERS**

## Preview

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			TEST CONDITIONS <sup>1</sup>					LINUT
	PARAMETER	TEST CON	DITIONS.	Ī	Min	Typ <sup>2</sup>	Max	UNIT
.,	LICH level autout valtage A A	$V_{CC} = MIN, V_{II} = MAX,$	2.0-4	Mil	2.4	3.4		V
V <sub>OH</sub>	HIGH-level output voltage, A <sub>0</sub> -A <sub>7</sub>	V <sub>IH</sub> = MIN	$I_{OH} = -3.0 \text{mA}$	Com'l	2.7	3.4		V
			I <sub>OH</sub> = - 12mA	Mil	2.0			V
V	MCM level autout valtage B. B.	$V_{CC} = MIN, V_{II} = MAX,$	$I_{OH} = -15mA$	Com'l	2.0			V
V <sub>OH</sub>	HIGH-level output voltage, B <sub>0</sub> -B <sub>7</sub>	V <sub>IH</sub> = MIN	20-24	Mil	2.4	3.4		V
		'	$I_{OH} = -3.0 \text{mA}$	Com'i	2.7	3.4		V
V <sub>OL</sub>	LOW-level output voltage, A <sub>0</sub> -A <sub>7</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN	, V <sub>IL</sub> = MAX, I <sub>OL</sub> =	24mA		0.35	0.5	V
· · · · · · · · · · · · · · · · · · ·	LOW level autout valtage B. B.	$V_{CC} = MIN, V_{II} = MAX, I_{OL} = 48mA$ Mil				0.35	0.50	V
V <sub>OL</sub>	LOW-level output voltage, B <sub>0</sub> -B <sub>7</sub>	V <sub>IH</sub> = MAX		0.35	0.50	V		
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = M		- 0.73	- 1.2	V		
l <sub>1</sub>	Input clamp current at maximum input voltage	V <sub>CC</sub> = MAX	$V_{i} = +7.0V$				100	μΑ
l <sub>iH</sub>	HIGH-level input current	V <sub>CC</sub> = MA	X, V <sub>I</sub> = 2.7V				20	μΑ
,	LOWLand	V MAY V 051	, OE, T	/R			- 20	μΑ
1 <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$	A <sub>0</sub> -A <sub>7</sub> , I	3 <sub>0</sub> -B <sub>7</sub>			<b>– 70</b>	μА
I <sub>OZH</sub>	Off-state output current, HIGH-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub> =	= MIN, V <sub>OUT</sub> = 2.4	v			50	μΑ
I <sub>OZL</sub>	Off-state output current, LOW-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub> =	v			- 50	μΑ	
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> =	- 100		- 225	mA		
			I <sub>CCH</sub> Outputs	HIGH				mA
Icc	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX	I <sub>CCL</sub> Outputs LOW				192	mA
			I <sub>CCZ</sub> Outputs	OFF		1		mA

#### NOTES

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

4. Measure I<sub>CC</sub> with outputs open.

## AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

PARAMETER		TEST CONDITIONS	v	$54/74F$ $C_{A} = +25^{\circ}$ $C_{C} = +5.0$ $C_{L} = 50p$ $C_{L} = 50p$	0V F	T <sub>A</sub> , N C <sub>L</sub> =	V <sub>CC</sub> Nil 50pF 500Ω	T <sub>A</sub> , Cc C <sub>L</sub> =	V <sub>CC</sub> om'l 50pF 500Ω	UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay $A_n$ to $B_n$ or $B_n$ to $A_n$	Waveform 1 Waveform 1							6.5 7.0	ns
t <sub>PZH</sub>	Output Enable Time	Waveform 2 Waveform 3							8.0 11.0	ns
t <sub>PHZ</sub>	Output Disable Time	Waveform 2 Waveform 3							7.5 6.0	ns

NOTE


Subtract 0.2ns from minimum values for SO package.

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

## Preview

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



#### COUNTER FAST 54/74F579

#### Preview

- Multiplexed 3-state I/O ports
- Built-in lookahead carry capability
- Count frequency 100MHz typ
- Supply current 75mA typ

## 8-Bit Bidirectional Binary Counter (3-State)

	TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
į	74F579	100MHz	70mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F579N	
Plastic SO	N74F579D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
1/0 1/0	Data Inputs	1.0/1.0	20μA/0.6mA
1/0 <sub>0</sub> -1/0 <sub>7</sub>	Data Outputs	150/33	3mA/20mA
PE	Parallel Enable Input (Active LOW)	1.0/1.0	20μA/0.6mA
U/D	Up-Down Count Control Input	1.0/1.0	20μA/0.6mA
MR	Master Reset Input (Active LOW)	1.0/1.0	20μA/0.6mA
SR	Synchronous Reset Input (Active LOW)	1.0/1.0	20μA/0.6mA
CEP	Count Enable Parallel Input (Active LOW)	1.0/1.0	20μA/0.6mA
CET	Count Enable Trickle Input (Active LOW)	1.0/1.0	20μA/0.6mA
CS	Chip Select Input Active (Active LOW)	1.0/1.0	20μA/0.6mA
ŌĒ	Output Enable Input (Active LOW)	1.0/1.0	20μA/0.6mA
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20μA/0.6mA
TC	Terminal Count Output (Active LOW)	150/33	3mA/20mA

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


## **DESCRIPTION**

The 'F579 is a fully synchronous 8-stage up/down counter with multiplexed 3-state I/O ports for bus-oriented applications. It features a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the rising edge of the clock.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



## LOGIC SYMBOL (IEEE/IEC)



## COUNTER

#### Preview


#### **FUNCTION TABLE**

MR	SR	CS	PE	CEP	CET	U/D	ŌĒ	СР	FUNCTION
Х	Х	Н	Х	Х	X	Х	Х	Х	I/Oa to I/Oh in High-Z (PE disabled)
Х	Χ	L	Н	Χ	Χ	Χ	Н	Х	I/Oa to I/Oh in High-Z
Х	Χ	L	Н	Χ	Χ	Χ	L	Χ	Flip-flop outputs appear on I/O lines
L	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	Asynchronous reset for all flip-flops
Н	L	Χ	Х	Χ	Χ	Χ	Χ	1	Synchronous reset for all flip-flops
Н	Н	L	L	Χ	Χ	Χ	Χ	1	Parallel load all flip-flops
Н	Н	(not	LL)	Н	Χ	Χ	Χ	1	Hold
Н	Н	(not	LL)	Χ	Н	Χ	Χ	1	Hold (TC held high)
Н	Н	(not	LL)	L	L	Н	Χ	1	Count up
Н	Н	(not	LL)	L	L	L	Х	†	Count down

H = HIGH voltage level

L = LOW voltage level

#### LOGIC DIAGRAM



COUNTER FAST 54/74F579

### Preview

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 1	- 30 to + 1	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	٧
l <sub>out</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F		UNIT
	PANAMETER		Min	Nom	Max	UNII
.,	Cumply voltage	Mil	4.5	5.0	5.5	V
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage	:			0.8	V
I <sub>IK</sub>	Input clamp current				- 18	mA
Гон	HIGH-level output current				- 3	mA
I <sub>OL</sub>	LOW-level output current				20	mA ·
-	Operating free air temperature	Mil	<b>–</b> 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEC	T CONDITIONS1	ĺ				
	PARAMETER	IES	TEST CONDITIONS				Max	UNIT
.,	MCH level autout valtage	Mil		Mil	2.4			V
V <sub>OH</sub>	HIGH-level output voltage	$v_{CC} = v_{IIIN}, v_{I}$	$_{L} = MAX, I_{OH} = MAX$	Com'l	2.7			٧
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub>	= MIN, V <sub>IL</sub> = MAX, I <sub>OL</sub> =	MAX		0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage (negative)	V <sub>c</sub>	$_{CC} = MIN, I_I = I_{IK}$			- 0.73	- 1.2	V
I <sub>OZH</sub>	Off-state output current, HIGH-level voltage applied	V <sub>CC</sub> = MA	$V_{IH} = MIN, V_{O} = 2.4V$		2	50	μΑ	
I <sub>OZL</sub>	Off-state output current LOW-level voltage applied	V <sub>CC</sub> = MA	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_O = 0.5V$				- 50	μΑ
I <sub>1</sub>	Input clamp current at maximum input voltage	V <sub>cc</sub>	= MAX, V <sub>I</sub> = 7.0V			0.75	1.0	μА
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub>	= MAX, V <sub>I</sub> = 2.7V			10	20	μА
I <sub>IL</sub>	LOW-level input current	V <sub>CC</sub>	$= MAX, V_1 = 0.5V$			- 0.1	- 20	mA
Ios	Short-circuit output current <sup>3</sup>		- 60	- 80	- 150	mA		
			I <sub>CCH</sub> Outputs HIC	Ή		50	70	mA
$I_{CC}$	CC Supply current (total) V <sub>CC</sub> = MAX		I <sub>CCL</sub> Outputs LO	N		80	100	mA
			I <sub>CCZ</sub> Outputs Dis	abled		80	100	mA

#### NOTES

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

## COUNTER

## Preview

AC ELECTRICAL CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

				54/74F		5	4F	74F		
PARAMETER		TEST CONDITIONS	$T_A = +25 \degree C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Com'I $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	80	100		60		70		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	CP to I/O <sub>n</sub>	Waveform 1	3.0 4.5		10.0 10.0	2.5 4.0	12.0 12.0	2.5 4.0	11.0 11.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	U/D to TC, CET to TC, CP to TC	Waveform 1	6.0 5.0		15.0 15.0	5.0 4.0	17.0 17.0	5.0 4.0	16.0 16.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	U/D to TC, CET to TC, CP to TC	Waveform 1	6.0 5.0		15.0 15.0	5.0 4.0	17.0 17.0	5.0 4.0	16.0 16.0	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output disable time	Waveform 3 Waveform 4	12 12		20 20	10 10	24 24	10 10	22 22	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output enable time	Waveform 3 Waveform 4	12 12		20 20	10 10	24 24	10 10	22 22	ns

NOTE

Subtract 0.2ns from minimum values for SO package.

## **AC SETUP REQUIREMENTS**


					$\begin{array}{c} 54F \\ T_A, V_{CC} \\ Mil \\ C_L = 50pF \\ R_L = 500\Omega \end{array}$		$74F$ $T_{A}, V_{CC}$ $Com'I$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
PARAMETER	TEST CONDITIONS								
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) Data to CP	Waveform 2	5.0 5.0					5.0 5.0		ns
t <sub>h</sub> (H) Data to CP	Waveform 2	0					0		ns
$egin{array}{ll} t_s  (H) & \overline{PE},  \overline{SR}  \text{or } \overline{CS}  \text{to CP} \\ t_s  (L) & \end{array}$	Waveform 2	12 12					12 12		ns
$egin{array}{ll} t_h \ (H) & \overline{PE}, \ \overline{SR} \ or \ \overline{CS} \ to \ CP \end{array}$	Waveform 2	0					0 0		ns
$t_s$ (H) $\overline{\text{CET}}$ or $\overline{\text{CEP}}$ TO CP	Waveform 2	10 10					10 10		ns
$ \begin{array}{ c c } \hline t_h \text{ (H)} & \overline{\text{CET}} \text{ or } \overline{\text{CEP}} \text{ to CP} \\ \hline t_h \text{ (L)} & \end{array} $	Waveform 2	0					0		ns
t <sub>w</sub> Clock pulse width	Waveform 1	5					6		ns

5


## COUNTER

#### Preview

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



## FAST 54/74F588

## **TRANSCEIVER**

#### Preview

- High impedance NPN base input for reduced loading (20μA in HIGH and LOW states)
- Non-inverting buffers
- Bidirectional data path
- B outputs sink 48mA, source 15mA

#### DESCRIPTION

The 'F588 contains eight non-inverting bidirectional buffers with 3-State outputs and is intended for bus-oriented applications. The B ports have termination resistors as specified in the IEEE-488 specifications. Current sinking capability is 20mA at the A ports and 48mA at the B ports. The Transmit/Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a highimpedance condition.

# Octal Bidirectional Transceiver With IEEE-488 Termination Resistors (3-State Inputs and Outputs)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F588		128mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C					
Plastic DIP	N74F588N						
Plastic SO	N74F588D						
Ceramic DIP							
Ceramic LLCC							

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low	
ŌĒ	Output Enable Input (Active LOW)	2.0/0.033	40μΑ/20μΑ	
T/R	Transmit/Receive Control Input	1.0/0.033	20μΑ/20μΑ	
A <sub>0</sub> -A <sub>7</sub>	A Port Inputs or 3-State Outputs	3.5/0.033 150/33	70μA/20μA 3mA/20mA	
B <sub>0</sub> -B <sub>7</sub>	B Port Inputs or 3-State Outputs	*T/0.033 260/80	*T/20μA 5.2mA/48mA	

NOTE


One (1.0) FAST unit load is defined as:  $20\mu$ A in the HIGH state and 0.6mA in the LOW state.

\*T = Resistance Termination per IEEE-488 Standard.


## PIN CONFIGURATION



#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



TRANSCEIVER FAST 54/74F588

## Preview



## **TRUTH TABLE**


IN	INPUTS		OUTPUTS
OI	ĒT	/R	OUTFOIS
L	LL		Bus B Data to Bus A
L	LH		Bus A Data to Bus B
H	нх		High Impedance

H = HIGH voltage level

L = LOW voltage level

X = Don't care

## **LOGIC DIAGRAM**



## ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER		54F	74F	UNIT
V <sub>CC</sub>	Supply voltage		- 0.5 to + 7.0	- 0.5 to + 7.0	٧
Vin	Input voltage		-0.5 to +7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current		- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state		- 0.5 to + 5.5	- 0.5 to + 5.5	٧
	A <sub>0</sub> -A	A <sub>0</sub> -A <sub>7</sub>	48	48	mA
OUT	Current applied to output in LOW output state	B <sub>0</sub> -B <sub>7</sub>	128	128	mA
TA	Operating free-air temperature range		- 55 to + 125	0 to 70	°C

## TRANSCEIVER FAST 54/74F588

## Preview

## **RECOMMENDED OPERATING CONDITIONS**

	DADAMETED	j			LINIT		
	PARAMETER		Min Nom			UNIT	
1/	Complement	Mil	4.5	5.0	5.5	٧	
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧	
VIH	HIGH-level input voltage		2.0			٧	
V <sub>IL</sub>	LOW-level input voltage				0.8	٧	
I <sub>IK</sub>	Input clamp current				<b>– 18</b>	mA	
	INCIDENT STATE AND A	Mil			- 3	mA	
ОН	HIGH-level output current, A <sub>0</sub> -A <sub>7</sub>	Com'l			- 3	mA	
1	HICH level output ourrent B. B.	Mil			<b>– 12</b>	mA	
ГОН	HIGH-level output current, B <sub>0</sub> -B <sub>7</sub>	Com'l			- 15	mA	
	LOW level output ourrent A. A.	Mil			20	mA	
l <sub>OL</sub>	LOW-level output current, A <sub>0</sub> -A <sub>7</sub>	Com'l			24	mA	
1	LOW level output ourset B. B.	Mil			48	mA	
IOF	LOW-level output current, B <sub>0</sub> -B <sub>7</sub>	Com'l			64	mA	
т	Operating free six temperature	Mil	- 55		+ 125	°C	
TA	Operating free-air temperature	Com'l	0		70	ů	

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEST CONDITIONS <sup>1</sup>							
	PARAMETER	I EST CON	IDITIONS.			Min	Typ <sup>2</sup>	Max	UNIT
	LUCII level entent neltene A A	$V_{CC} = MIN, V_{II} = MAX,$			Mil	2.4			V
V <sub>OH</sub>	HIGH-level output voltage, A <sub>0</sub> -A <sub>7</sub>	V <sub>IH</sub> = MIN	$I_{OH} = -3$	S.UITIA [	Com'l	2.7			V
			I <sub>OH</sub> = -	12mA	Mil	2.0			٧
W	LICH level output voltage B. B.	$V_{CC} = MIN, V_{IL} = MAX,$	I <sub>OH</sub> = -1	15mA	Com'l	2.0			٧
V <sub>OH</sub>	HIGH-level output voltage, B <sub>0</sub> -B <sub>7</sub>	$V_{IH} = MIN$		0.000	Mil	2.4			٧
			$I_{OH} = -3$	s.uma i	Com'l	2.7			٧
V <sub>OL</sub>	LOW-level output voltage, A <sub>0</sub> -A <sub>7</sub>	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = 24mA$					0.35	0.5	V
W	LOW-level output voltage, B <sub>0</sub> -B <sub>7</sub>	$V_{CC} = MIN, V_{IL} = MAX,$ $I_{OL} = 48mA$ Mil $I_{OL} = 64mA$ Com'l					0.35	0.5	V
V <sub>OL</sub>	LOW-level output voltage, B <sub>0</sub> -B <sub>7</sub>						0.35	0.5	V
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$					- 0.73	- 1.2	V
I <sub>I</sub>	Input clamp current at maximum input voltage	V <sub>CC</sub> = MA)	$V_{CC} = MAX, V_1 = +7.0V$					100	μΑ
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = MA	$V_1 = 2.7$	/				20	μΑ
				A <sub>0</sub> -	-A <sub>7</sub>			<b>– 70</b>	μΑ
$I_{\rm FL}$	LOW-level input current	$V_{CC} = MAX, V_1 = 0.$	.5V	С	ΣĒ			- 40	μΑ
				T	/R			- 20	μΑ
I <sub>OZH</sub>	Off-state output current, HIGH-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub>	= MIN, V <sub>OU</sub>	<sub>T</sub> = 2.4	V			50	μΑ
l <sub>ozL</sub>	Off-state output current, LOW-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub>	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_{OUT} = 0.5V$					- 50	μΑ
los	Short-circuit output current <sup>3</sup>	V <sub>cc</sub>	= MAX			- 100		- 225	mA
			I <sub>CCH</sub> Ou	tputs	HIGH				mA
Icc	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX	I <sub>CCL</sub> Ou	tputs	LOW			192	mA
			I <sub>CCZ</sub> Outputs OFF					mA	

## **TRANSCEIVER**

## Preview


AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

PARAMETER		TEST CONDITIONS	\	$54/74F$ $I_A = +25^{\circ}$ $I_{CC} = +5.0$ $I_{CL} = 5000$ $I_{CL} = 5000$	OV F	T <sub>A</sub> , N C <sub>L</sub> =	4F V <sub>CC</sub> MII 50pF 500Ω	T <sub>A</sub> , Cc C <sub>L</sub> =	V <sub>CC</sub> om'l 50pF 500Ω	UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay A to B or B to A	Waveform 1 Waveform 1							6.5 7.0	ns
t <sub>PZH</sub>	Output Enable Time T/R or OE to A or B	Waveform 2 Waveform 3							8.0 11.0	ns
t <sub>PHZ</sub>	Output Disable Time T/R or OE to A or B	Waveform 2 Waveform 3							7.5 6.0	ns

NOTE

Subtract 0.2ns from minimum values for SO package.


## **AC WAVEFORMS**



## **TRANSCEIVER**



#### **TEST CIRCUITS AND WAVEFORMS**



#### SWITCH POSITION


TEST	SWITCH
t <sub>PLZ</sub>	closed
t <sub>PZL</sub>	closed
All other	open

#### **DEFINITIONS**

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

 $C_L^{\rm T}=$  Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $\boldsymbol{R}_T = \text{Termination resistance}$  should be equal to  $\boldsymbol{Z}_{OUT}$  of pulse generators.



FAMILY		INPUT PULS	E REQUIREMEN	ITS	
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>t</sup> TLH	†THL
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns

5

## FAST 54/74F604, 54/74F605

## REGISTERS

#### Preliminary

- High impedance NPN base inputs for reduced loading (20µA in HIGH and LOW states)
- Stores 16-bit-wide Data inputs, multiplexed 8-bit outputs
- 3-State outputs ('F604)
- Open-Collector Outputs ('F605)
- Propagation delay 10ns typical
- Power supply current 85mA typical

#### DESCRIPTION

The 'F604 contains 16 D-type edge-triggered data inputs. Organized as 8-bit A and B registers, the flip-flop outputs are connected by pairs to eight 2-input multiplexers. A Select (SA/B) input determines whether the A or B register contents are multiplexed to the eight

## 'F604 — Dual Octal Register (3-State) 'F605 — Dual Octal Register (Open Collector)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F604	10ns	85mA
74F605	10ns	85mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F604N • N74F605N	
Plastic SO	N74F604D • N74F605D	
Ceramic DIP		
Ceramic LLCC		


SO package is surface-mounted micro-miniature DIP available 1984.

#### LLCC is 20-pin surface-mounted leadless chip carrier. INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
A <sub>1</sub> -A <sub>8</sub>	Inputs A	1.0/0.033	20μΑ/20μΑ
B <sub>1</sub> -B <sub>8</sub>	Inputs B	1.0/0.033	20μΑ/20μΑ
Select A/B	Select Inputs	1.0/0.033	20μΑ/20μΑ
СР	Clock Pulse Input (Active Rising Edge)	1.0/0.033	20μΑ/20μΑ
Y <sub>1</sub> -Y <sub>8</sub>	Outputs	150/40	3.0mA/24mA

NOTE One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



## **REGISTERS**


### Preliminary

3-state outputs. Data entered from the  $I_0$  inputs are selected when SA/ $\overline{B}$  is LOW: data from the  $I_1$  inputs are selected when SA/ $\overline{B}$  is HIGH. Data enters the flip-flops on the rising edge of the Clock (CP) input, which also controls the 3-state outputs. The outputs are enabled when CP is HIGH and disabled when CP is LOW.

The 'F605 contains 16 D-type edge-triggered flip-flops with common clock and individual data inputs. Organized as 8-bit A and B registers, the flip-flop outputs are connected by pairs to eight 2-input multiplexers. A Select (SA/ $\overline{B}$ ) inputs determines whether the A or B register contents are multiplexed to the eight open-collector outputs. Data entered from the  $I_0$  inputs are selected when SA/ $\overline{B}$  is LOW; data from the  $I_1$  inputs are selected when SA/ $\overline{B}$  is HIGH. Data enters the flip-flops on the rising edge of the Clock (CP) input, which also controls the open-collector outputs. The outputs are enabled when CP is HIGH and disabled when CP is LOW.

These functions are well suited for receiving 16-bit simultaneous data and transmitting it as two sequential 8-bit words.

#### **LOGIC DIAGRAM**



#### **FUNCTION TABLE**

		OUTPUTS		
A1-A8	B1-B8	SELECT A/B	СР	Y1-Y8
A data	B data	L	t	B data
A data	B data	н	<b>†</b>	A data
X	X	X	L	Z or Off
X	X	L	Н	B register stored data
×	X	н	Н	A register stored data

H = HIGH level (steady state)

L = LOW level (steady state)

Off = H if pull-up resistor is connected to Open-Collector output

X = Don't care

Z = High-impedance state

= Transition from LOW-to-HIGH level

# 5

## **REGISTERS**

### Preliminary

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>out</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	V
lout	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER		54/74F			UNIT
	FANAMETER			Nom	Max	UNIT
V	Cumply voltage	Mil	4.5	5.0	5.5	٧
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
l <sub>ik</sub>	Input clamp current			,	- 18	mA
	HICH level output ourset	'F605			-1	mA
Іон	HIGH-level output current	'F604			-3	mA
loL	LOW-level output current				24	mA
-	Operating free six temperature	Mil	- 55	:	125	°C
TA	Operating free-air temperature	Com'l	0	I	70	°C

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	04044555	7507.00				54/74F604			
	PARAMETER	TEST CONDITIONS <sup>1</sup>				Typ <sup>2</sup>	Max	UNIT	
.,	$V_{CC} = MIN, V_{IH} = MIN,$		0	Mil	2.4	3.4		٧	
V <sub>OH</sub>	HIGH-level output voltage	oltage V <sub>IL</sub> = MAX	I <sub>OH</sub> = -3mA	Com'l	2.7	3.4		٧	
.,	LOW level autout veltage	$V_{CC} = MIN, V_{IH} = MIN,$	$I_{OL} = 20 \text{mA}$	Mil		0.3	0.5	٧	
V <sub>OL</sub>	LOW-level output voltage	V <sub>IL</sub> = MAX	I <sub>OL</sub> = 24mA	Com'l		0.35	0.5	٧	
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = N	$IIN, I_I = I_{IK}$	-		- 0.73	- 1.2	٧	
I <sub>ozh</sub>	Off-stage output current, HIGH-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub>	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_O = 2.4V$			2	50	μΑ	
I <sub>OZL</sub>	Off-state output current, LOW-level voltage applied	$V_{CC} = MAX, V_{IH}$	$V_{CC} = MAX, V_{IH} = MIN, V_{O} = 0.5V$				- 50	μΑ	
l <sub>t</sub>	Input clamp current at maximum input voltage	V <sub>CC</sub> = MA	$AX, V_i = 7.0V$				1	mA	
I <sub>IH</sub> .	HIGH-level input current	V <sub>CC</sub> = MA	$AX, V_1 = 2.7V$				20	μΑ	
IIL	LOW-level input current	V <sub>CC</sub> = MA	$AX, V_1 = 0.5V$				- 20	μΑ	
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX			- 60		- 150	mA	
	,		Іссн					mA	
Icc	Supply current (total)	V <sub>CC</sub> = MAX I <sub>CCL</sub>					mA		
		I <sub>CCZ</sub>						mA	

#### NOTES

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing log, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, log tests should be performed last.

## **REGISTERS**

## Preliminary

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER			d			54/74F605			
		1531	TEST CONDITIONS <sup>1</sup>				Max	TINU	
.,	HIGH I and a standard and a standard	V <sub>CC</sub> = MIN, V <sub>IL</sub> =	MAX, I <sub>OH</sub> = MAX,	Mil	2.5	3.4		V	
V <sub>OH</sub> HIGH-level output voltage	nigh-level output voltage	V <sub>IH</sub> :	= MIN	Com'l	2.7	3.4		٧	
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5	٧	
VIK	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$				- 0.73	- 1.2	٧	
J <sub>I</sub>	Input current at maximum input voltage	V <sub>cc</sub> =	= MAX, V <sub>1</sub> = 7.0V			5	100	μА	
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> :	$= MAX, V_1 = 2.7V$				20	μА	
IIL	LOW-level input current	V <sub>cc</sub> =	= MAX, V <sub>I</sub> = 0.5V				- 20	μА	
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX			- 60	- 80	- 150	mA	
	Supply current <sup>4</sup> (total)	V MAY	I <sub>CCH</sub> Outputs	HIGH		75	100	mA	
Icc	Supply current (total)	V <sub>CC</sub> = MAX	I <sub>CCL</sub> Outputs LOW			85	100	mA	

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

4. ICCH, VIN = GND; ICCL, VIN = Open.

AC CHARACTERISTICS (When measured in accordance with the procedures outlines in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

PARAMETER		TEST CONDITIONS	T <sub>A</sub>					$T_{A}$ + 25°C $T_{A}$ , $T_{A}$ , $T_{A}$ , $T_{C}$ = +5.0V $T_{C}$ = Mil $T_{C}$ + 50pF $T_{C}$ = 50pF $T_{C}$ = 50pF		$74F604$ $T_A,$ $V_{CC} = Com'I$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	Min	Max				
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	100			70		80		MHz			
t <sub>PLH</sub> t <sub>PHL</sub>	Select A/B (Data: A = H, B = L)	Waveform 2							11 10	ns	1		
t <sub>PLH</sub>	Select A/B (Data: A = L, B = H)	Waveform 3							11 10	ns	1		
t <sub>PZH</sub> t <sub>PZL</sub>	Enable time to HIGH Enable time to LOW	Waveforms 4 & 5							8 12.5	ns			
t <sub>PHZ</sub>	Disable time from HIGH Disable time from LOW	Waveforms 4 & 5							8 12.5	ns	1		

NOTE Subtract 0.2ns from minimum values for SO package.

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifing FAST Logic.")

PARAMETER				54/74F605				$74F605$ $T_{A},$ $V_{CC} = Com'l$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		
		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT					
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub> Maxim	um clock frequency	Waveform 1	100							MHz
t <sub>PLH</sub> Select t <sub>PHL</sub> (Data:	A/B A = H, B = L)	Waveform 2							15 10	ns
t <sub>PLH</sub> Select t <sub>PHL</sub> (Data:	A/B A = L, B = H)	Waveform 3							15 10	ns
t <sub>PLH</sub> CP		Waveform 1	`						15 12.5	ns

NOTE Subtract 0.2ns from minimum values for SO package.




### **REGISTERS**

### Preliminary

### **AC SETUP REQUIREMENTS**

PARAMETER		TEST CONDITIONS	<b></b>	$T_A = +2$ $V_{CC} = +$ $C_L = 50$ $R_L = 50$	5°C 5.0V pF C <sub>l</sub>				74F604/605  T <sub>A</sub> , V <sub>CC</sub> Com'l C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	
			Min	Тур	Max	Min	Max	Min	Max	1
t <sub>w</sub>	Width of Clock Pulse	Waveform 1	5			5		5		ns
ts	Set-Up Time	. Waveform 6	3			3		3		ns
th	Hold Time	Waveform 6	0			0		0		ns


### **AC WAVEFORMS**



### **REGISTERS**

### Preliminary

### **TEST CIRCUITS AND WAVEFORMS**




#### SWITCH POSITION

TEST	SWITCH
<sup>t</sup> PLZ	closed
<sup>t</sup> PZL	closed
All other	open

#### **DEFINITIONS**

- R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.
- $C_L^{\perp}$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

### INPUT PULSE DEFINITIONS




		INPUT PULS	E REQUIREMEN	ITS	
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>†</sup> TLH	tTHL
541745	2.01/	4444-	500	0.5	05

# 5

### **TEST CIRCUITS AND WAVEFORMS**


### TEST CIRCUIT FOR OPEN COLLECTOR OUTPUTS, 'F605



### DEFINITIONS

- R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.
- $C_L^{\rm L}=$  Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $\boldsymbol{R}_T = Termination$  resistance should be equal to  $\boldsymbol{Z}_{OUT}$  of pulse generators.



FAMILY		INPUT PULS	E REQUIREMEN	ITS	
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>t</sup> TLH	<sup>t</sup> THL
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns

### **Preliminary**

- High impedance NPN base inputs for reduced loading (20µA in HIGH and LOW states)
- Octal bidirectional bus interface
- 3-State buffer outputs sink 64mA
  - 'F620, inverting
- 'F623, non-inverting 15mA source current

#### DESCRIPTION

The 'F623 is an octal transceiver featuring non-inverting 3-State bus-compatible outputs in both send and receive directions. The outputs are capable of sinking 64mA and sourcing up to 15mA, providing very good capacitive drive characteristics. The 'F620 is an inverting version of the 'F623.

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

### 'F620 Octal Bus Transceiver, Inverting (3-State) 'F623 Octal Bus Transceiver, Non-Inverting (3-State)

Туре	Typical Propagation Delay	Typical Supply Current (Total)
74F620		mA
74F623	ns	mA

#### ORDERING CODE

OHDERNING (	,002	
PACKAGES	COMMERCIAL RANGES  V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F620N • N74F623N	
Plastic SO	N74F620D • N74F623D	
Ceramic DIP		
Ceramic LLCC		

SO package is surface-mounted micro-miniature DIP available 1984.


LLCC is 20-pin surface-mounted leadless chip carrier.

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
GBA, GAB	Enable Inputs	1.0/.033	20μΑ/20μΑ
A <sub>1</sub> -A <sub>8</sub> , B <sub>1</sub> -B <sub>8</sub>	3-State Inputs or 3-State Outputs	1.0/.033 50/1000	20μΑ/20μΑ 1.0mA/20mA

NOTE: One (1.0) FAST unit load (U.L.) is defined as 20µA in the HIGH state and 0.6mA in the LOW state.


### PIN CONFIGURATION



### LOGIC SYMBOL



### LOGIC SYMBOL (IEEE)



### Preliminary

### **FUNCTION TABLE**

ENABLE	INPUTS	OPER	ATION
GBA GAB		'F620	'F623
L	L	B data to A bus	B data to A bus
Н	н	Ā data to B bus	A data to B bus
н	L	(Z)	(Z)
L	н	B̄ data to A bus, Ā data to B bus	B data to A bus, A data to B bus

H = HIGH voltage level

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the Enable inputs (GBA and GAB). The Enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives the 'F620 and 'F623 the capability to store data by simultaneous enabling of GBA and GAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of the bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states.

## **ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT	
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	-0.5 to +7.0	٧	
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	-0.5 to +7.0	V	
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA	
V <sub>OUT</sub>	Voltage applied to output in HIGH output state		- 0.5 to + 5.5	- 0.5 to + 5.5	٧
		A <sub>1</sub> -A <sub>8</sub>	48	48	mA
OUT	Current applied to output in LOW output state B <sub>1</sub> -B <sub>8</sub>		128	128	mA
TA	Operating free-air temperature range		- 55 to + 125	0 to 70	°C

# 5

### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER		Min Nom Max			UNIT
	Supply voltage	Mil	4.5	5.0	5.5	V
V <sub>cc</sub>		Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				- 18	mA
1	HIGH-level output current, A <sub>1</sub> -A <sub>8</sub>	Mil			-3	mA
Іон		Com'l			-3	mA
1	HIGH-level output current, B <sub>1</sub> -B <sub>8</sub>	Mil			- 12	mA
Іон		Com'l			- 15	mA
1	LOW lovel output ourrent A. A.	Mil			20	mA
I <sub>OL</sub>	LOW-level output current, A <sub>1</sub> -A <sub>8</sub>	Com'l			24	mA
	LOW love and automated B. B.	Mil			48	mA
loL	LOW-level output current, B <sub>1</sub> -B <sub>8</sub>	Com'l			64	mA
T	Operating free six temperature	Mil	- 55		+ 125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

L = LOW voltage level

<sup>(</sup>Z) = HIGH impedance (off) state

### Preliminary

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEST CONDITIONS <sup>1</sup>			54	/74F620, 6	522	UNIT
	PARAMETER				Min	Typ <sup>2</sup>	Max	UNIT
V <sub>OH</sub>	HIGH-level output voltage, A <sub>1</sub> -A <sub>8</sub>	$V_{CC} = MIN, V_{IL} = MAX,$	I <sub>OH</sub> = -3.0mA	Mil	2.4			٧
∨ он	mannever output voltage, A1-A8	V <sub>IH</sub> = MIN	10H = -3.0111A	Com'l	2.7			V
			I <sub>OH</sub> = -12mA	Mil	2.0			V
VOH	HIGH-level output voltage, B <sub>1</sub> -B <sub>8</sub>	$V_{CC} = MIN, V_{IL} = MAX,$	$I_{OH} = -15mA$	Com'l	2.0			V
√ он	nigh-level output voltage, b <sub>1</sub> -b <sub>8</sub>	V <sub>IH</sub> = MIN	1 - 20mA	Mil	2.4			V
			I <sub>OH</sub> = -3.0mA Co	Com'i	2.7			<b>V</b>
V <sub>OL</sub>	LOW-level output voltage, A <sub>1</sub> -A <sub>8</sub>	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = 24mA$					0.5	V
VOL	LOW-level output voltage, B <sub>1</sub> -B <sub>2</sub>	$V_{CC} = MIN, V_{IL} = MAX,$	$I_{OL} = 48 \text{mA}$	Mil			0.5	٧
VOL	LOW-level output voltage, B <sub>1</sub> -B <sub>8</sub>	$V_{IH} = MAX$	$I_{OL} = 64 \text{mA}$	Com'l			0.5	V
VIK	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				- 0.73	- 1.2	>
l <sub>1</sub>	Input clamp current at maximum input voltage	$V_{CC} = MAX, V_1 = +7.0V$					100	μΑ
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = MAX	$V_1 = 2.7V$			-	20	μΑ
I <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> = MAX	$V_i = 0.5V$				20	μΑ
l <sub>ozh</sub>	Off-state output current, HIGH-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub> =	MIN, V <sub>OUT</sub> = 2.4	<b>v</b>			50	μΑ
I <sub>OZL</sub>	Off-state output current, LOW-level voltage applied	$V_{CC} = MAX, V_{IH} = MIN, V_{OUT} = 0.5V$					-50	μΑ
Ios	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		-100		-225	mA	
			I <sub>CCH</sub> Outpu	ts HIGH				mA
Icc	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX	I <sub>CCL</sub> Outpu	ts LOW			143	mA
		100	I <sub>CCZ</sub> Outpu	ts OFF				

4. Measure I<sub>CC</sub> with outputs open.

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

For Collutions shown as wind or max, use the appropriate value specified under recommended operating containing containing to the appropriate value are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25\*°C.
 Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.


# Preliminary AC CHARACTERISTICS

				54F/74F			4F	7.	4F	
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ NDITIONS $V_{CC} = +5.0V$ $C_L = 50pF, R_L = 500\Omega$		$T_A$ , $V_{CC} = Mil$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC} = Com'I$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay A input to B output	Waveform 1, '620 Waveform 2, '623							6.5 7.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay B input to A output	Waveform 1, '620 Waveform 2, '623							6.5 7.0	ns
t <sub>PZH</sub>	Enable to HIGH GBA input to A output	Waveform 3							8.0	ns
t <sub>PZH</sub>	Enable to HIGH GAB input to B output	Waveform 3							8.0	ns
t <sub>PZL</sub>	Enable to LOW GBA input to A output	Waveform 4							11.0	ns
t <sub>PZL</sub>	Enable to LOW GAB input to B output	Waveform 4							11.0	ns
t <sub>PHZ</sub>	Disable from HIGH GBA input to A output	Waveform 3							7.5	ns
t <sub>PHZ</sub>	Disable from HIGH GAB input to B output	Waveform 3							7.5	ns
t <sub>PLZ</sub>	Disable from LOW GBA input to A output	Waveform 4							6.0	ns
t <sub>PLZ</sub>	Disable from LOW GAB input to B output	Waveform 4							6.0	ns

NOTE

Subtract 0.2ns from minimum values for SO package.


### **AC WAVEFORMS**



5

### Preliminary

### **TEST CIRCUITS AND WAVEFORMS**



### DEFINITIONS

<sup>†</sup>PZL All other

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

 $\overline{C_L}$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

closed

open

 $\boldsymbol{R}_{T} = Termination$  resistance should be equal to  $\boldsymbol{Z}_{OUT}$  of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>t</sup> TLH	†THL		
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns		

 $V_M = 1.5V$ 

## 5

### **TRANSCEIVERS**

### Preliminary

- High impedance NPN base inputs for reduced loading (20μA in HIGH and LOW states)
- Octal bidirectional bus interface
- Open-Collector outputs sink 64mA
  - 'F621, non-inverting
  - 'F622, inverting
- 15mA source current

### DESCRIPTION

The 'F621 is an octal transceiver featuring non-inverting Open-Collector bus-compatible outputs in both send and receive directions. The outputs are capable of sinking 64mA and sourcing up to 15mA, providing very good capacitive drive characteristics. The 'F622 is an inverting version of the 'F621

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

## 'F621 — Octal Bus Transceiver, Non-Inverting (Open Collector) 'F622 — Octal Bus Transceiver, Inverting (Open Collector)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F621		
74F622		

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F621N • N74F622N	
Plastic SO	N74F621D • N74F622D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
GBA, GAB	Enable Inputs	1.0/0.033	20μΑ/20μΑ
A <sub>1</sub> -A <sub>8</sub> , B <sub>1</sub> -B <sub>8</sub>	3-State Inputs	1.0/0.033	20μΑ/20μΑ
A <sub>1</sub> -A <sub>8</sub>	3-State Outputs	150/40	3.0mA/24mA
B <sub>1</sub> -B <sub>8</sub>	3-State Outputs	150/106.7	3.0mA/64mA


NOTE

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


### PIN CONFIGURATION



### LOGIC SYMBOL



### LOGIC SYMBOL (IEEE)



### 54/74F621, F622

### **TRANSCEIVERS**

### Preliminary

### **FUNCTION TABLE**

ENABLE	INPUTS	OPER	ATION
ĞBA	GAB	'F621	'F622
L	L	B data to A bus	B data to A bus
Н	Н	A data to B bus	Ā data to B bus
Н	L	(Z)	(Z)
L	н	B data to A bus, A data to B bus	B̄ data to A bus, Ā data to B bus

H = HIGH voltage level

L = LOW voltage level (Z) = HIGH impedance (off) state These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the Enable inputs ( $\overline{G}BA$  and GAB). The Enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives the 'F621 and 'F622 the capability to store data by simultaneous enabling of GBA and GAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of the bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states.

### ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER			74F	UNIT
V <sub>cc</sub>	V <sub>CC</sub> Supply voltage		- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub> Input voltage		- 0.5 to + 7.0	- 0.5 to + 7.0	٧	
I <sub>IN</sub>	I <sub>IN</sub> Input current		- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state		- 0.5 to + 5.5	- 0.5 to + 5.5	V
	Current applied to output in LOW output state	A <sub>1</sub> -A <sub>8</sub>	40	48	mA
'оит	B <sub>1</sub> -B <sub>8</sub>		96	128	mA
TA	T <sub>A</sub> Operating free-air temperature range		- 55 to + 125	0 to 70	°C

### **RECOMMENDED OPERATING CONDITIONS**

PARAMETER						
	PARAMETER		Min	Nom	Max	UNIT
V	Constitutions	Mil	4.5	5.0	5.5	٧
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				- 18	mA
	I <sub>OH</sub> HIGH-level output current, A <sub>1</sub> -A <sub>8</sub>	Mil			-3	mA
'он		Com'l			-3	mA
	HICH level cuteut current D. D.	Mil			- 12	mA
Гон	HIGH-level output current, B <sub>1</sub> -B <sub>8</sub>	Com'l			- 15	mA
	LOW love autout aurent A. A.	Mil			20	mA
loL	LOW-level output current, A <sub>1</sub> -A <sub>8</sub>	Com'l			24	mA
	LOW level autout aurent B. B.	Mil			48	mA
I <sub>OL</sub>	LOW-level output current, B <sub>1</sub> -B <sub>8</sub>	Com'l			64	mA
<b>-</b>	On creating free circles provedure	Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0	1	70	°C

## Preliminary

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

DADAMETED			TEST CONDITIONS <sup>1</sup>			/74F621, 6	22	
	PARAMETER	IESI CC	TEST CONDITIONS			Min Typ <sup>2</sup>	Max	UNIT
	HIGH-level output voltage,	$V_{CC} = MIN, V_{II} = MAX,$			2.4	3.4		٧
V <sub>OH</sub>	A <sub>1</sub> -A <sub>8</sub>	V <sub>IH</sub> = MIN	1 <sub>OH</sub> = - 3.0mA	Com'l	2.7	3.4		V
			I <sub>OH</sub> = - 12mA	Mil	2.0			V
.,	HIGH-level output voltage,	$V_{CC} = MIN, V_{IL} = MAX,$	I <sub>OH</sub> = - 15mA	Com'l	2.0			V
V <sub>OH</sub>	B <sub>1</sub> -B <sub>8</sub>	V <sub>IH</sub> = MIN		Mil	2.4	3.4		V
			$I_{OH} = -3.0 \text{mA}$	Com'l	2.7	3.4		V
V <sub>OL</sub>	LOW-level output voltage, A <sub>1</sub> -A <sub>8</sub>	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = 24mA$				0.35	0.5	V
.,	LOW-level output voltage	$V_{CC} = MIN, V_{IL} = MAX,$	I <sub>OL</sub> = 48mA	Mil		0.35	0.5	V
V <sub>OL</sub>	B <sub>1</sub> -B <sub>8</sub>	V <sub>IH</sub> = MAX		Com'l		0.35	0.5	V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = N	$IIN, I_1 = I_{IK}$			- 0.73	- 1.2	V
1,	Input clamp current at maximum input voltage	V <sub>CC</sub> = MAX	ζ, V <sub>I</sub> = + 7.0V				100	μΑ
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$					20	μΑ
IIL	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$					- 20	μA
Ios	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX			- 100		- 225	mA
	Cumply assument (tetal)		I <sub>CCH</sub> Outputs	HIGH				mA
Icc	Supply current (total)	V <sub>CC</sub> = MAX	V <sub>CC</sub> = MAX				143	mA

#### NOTES

### **AC CHARACTERISTICS**

				54/74F		5-	4F	7.	4F	
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF, R_L = 500\Omega$		$T_A$ , $V_{CC} = Mil$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ =Com'l $C_L$ = 50pF $R_L$ = 500 $\Omega$		UNIT	
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay A to B, B to A	Waveform 2, 'F621			6.5 7.0					ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay A to B, B to A	Waveform 1, 'F622			8.0 9.0					ns
t <sub>PLH</sub>	Propagation delay GBA input to A output GAB input to B output	Waveform 1 Waveform 2			11.0					ns
t <sub>PHL</sub>	Propagation delay GBA input to A output GAB input to B output	Waveform 2 Waveform 1			8.0					ns

NOTE


Subtract 0.2ns from minimum values for SO package.

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, Ios tests should be performed last.


### Preliminary

### **AC WAVEFORMS**



### **TEST CIRCUITS AND WAVEFORMS**

generators.



### **ERROR DETECTION/CORRECTION**

### FAST 54/74F630, 54/74F631

### Preliminary

- High impedance NPN base input for reduced loading (20μA in HIGH and LOW states)
- Detects and corrects single-bit errors
- Detects and flags dual-bit errors
- Fast processing times:
   Write cycle: Generates
   check word in 20ns
   typical
   Read cycle: Flags

errors in 25ns typical
• Power dissipation 600mW
(typical)

 Choice of output configurations 'F630: 3-State

'F631: Open-Collector

### 'F630 — 16-Bit Parallel Error Detection and Correction Circuit (3-State) 'F631 — 16-Bit Parallel Error Detection and Correction Circuit (Open-Collector)

		· · · · · · · · · · · · · · · · · · ·
TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F630	17ns	120mA
74F631	17ns	120mA

### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES $V_{CC} = 5V \pm 5\%$ ; $T_A = 0^{\circ}C$ to $+ 70^{\circ}C$	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C				
Plastic DIP	N74F630N • N74F631N					
Plastic SO	N74F630D • N74F631D					
Ceramic DIP						
Ceramic LLCC						

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
S <sub>0</sub> , S <sub>1</sub>	Control	1.0/0.033	20μΑ/20μΑ
CB <sub>0</sub> -CB <sub>15</sub>	Check Bits, Input	1.0/0.033	20μΑ/20μΑ
DB <sub>0</sub> -DB <sub>15</sub>	Data Bits, Input	1.0/0.033	20μΑ/20μΑ
CB <sub>0</sub> -CB <sub>15</sub>	Check Bits, Output for 'F630	150/33.3	3mA/20mA
CB <sub>0</sub> -CB <sub>15</sub>	Check Bits, Output for 'F631	OC/33.3	OC/20mA
DB <sub>0</sub> -DB <sub>15</sub>	Data Bits, Output for 'F630	150/33.3	3mA/20mA
DB <sub>0</sub> -DB <sub>15</sub>	Data Bits, Output for 'F631	OC/33.3	OC/20mA
SEF, DEF	Error Flags for 'F630	150/33.3	3mA/20mA
SEF, DEF	Error Flags for 'F631	OC/33.3	OC/20mA

NOTE

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state. OC = Open Collector.

### **DESCRIPTION**

The 'F630 and 'F631 devices are 16-bit parallel error detection and correction circuits (EDACs) in 28-pin, 600-mil packages. They use a modified Hamming code to generate a 6-bit check word from a 16-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 22-bit words from memory are processed by the EDACs to determine if errors have occurred in memory.

Single-bit errors in the 16-bit data word are flagged and corrected.


Single-bit errors in the 6-bit check word the 22-bit word are beyond are flagged, and the CPU sends the EDAC of these devices to detect.

through the correction cycle even though the 16-bit word is not in error. The correction cycle will simply pass along the original 16-bit word in this case and produce error syndrome bits to pinpoint the errorgenerating location.

Dual-bit errors are flagged but not corrected. These dual errors may occur in any 2 bits of the 22-bit word from memory (two errors in the 16-bit data word, two errors in the 6-bit check word, or one error in each word).

The gross-error condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 22-bit word are beyond the capabilities of these devices to detect.


### PIN CONFIGURATION



### **ERROR DETECTION/CORRECTION**

### Preliminary

### LOGIC DIAGRAM



In order to be able to determine whether the data from the memory is acceptable to use as presented to the bus, the EDAC must be strobed to enable the error flags and the flags will have to be tested for the zero condition.

The first case in the error function table represents the normal, no-error condition. The CPU sees lows on both flags. The next two cases of single-bit errors require data correction. Although the EDAC can discern the single check bit error and ignore it, the error flags are identical to the single error in the 16-bit data word. The CPU will ask for data correction in both cases. An interrupt condition to the CPU results in each of the last three cases, where dual errors occur.

## ERROR DETECTION AND CORRECTION DETAILS

During a memory write cycle, six check bits (CB<sub>0</sub>-CB<sub>5</sub>) are generated by eightinput parity generators using the data bits as defined below. During a memory read cycle, the 6-bit check word is retrieved along with the actual data.

Error detection is accomplished as the 6-bit check word and the 16-bit data word from memory are applied to internal parity generators/checkers. If the parity of all six

#### **FUNCTION TABLE**

TOTAL NUM	BER OF ERRORS	ERROF	FLAGS	DATA CORRECTION
16-Bit Data	6-Bit Checkword	SEF	DEF	DATA CORRECTION
0	0	L	L	Not Applicable
1	0	Н	L	Correction
0	1	Н	L	Correction
1	1 .	Н	Ĥ	Interrupt
2	. 0	Н	н	Interrupt
0	2	Н	Н	Interrupt

H = HIGH voltage level, L = LOW voltage level

CHECK WORD BIT						16	-B17	DA	TA '	wo	RD					
CHECK WORD BIT	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CB <sub>0</sub> CB <sub>1</sub>	x	х		×	x				×	×	×			X		
CB₁	x		х	X		X	X		х			х			х	
CB <sub>2</sub>	ł	х	x		X	х		X		х			х			X
CB <sub>3</sub>	x	х	х				х	х			X	х	X			
CB₄	ì			х	х	X	x	x						х	х	Х
CB <sub>5</sub>	1								Х	Х	х	Х	Х	X	Х	Х

NOTE

The six check bits are parity bits derived from the matrix of data bits as indicated by "x" for each bit.

groupings of data and check bits is correct, it is assumed that no error has occurred and both error flags will be low. (It should be noted that the sense of two of the check bits,  $CB_0$  and  $CB_1$ , is inverted to ensure that the gross-error condition of all lows and all highs is detected).

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set high. Any single error in the 16-bit data word will change the sense of exactly 3 bits of the 6-bit check word. Any single error in the 6-bit check word changes the

## 5

### **ERROR DETECTION/CORRECTION**

### Preliminary

sense of only that one bit. In either case, the single-error flag will be set high while the dual-error flag will remain low.

Any 2-bit error will change the sense of an even number of check bits. The 2-bit error is not correctable, since the parity tree can only identify single-bit errors. Both error flags are set high when any 2-bit error is detected.

Three or more simultaneous bit errors can fool the EDAC into believing that no error, a correctable error, or an uncorrectable error has occurred and produce erroneous results in all three cases.

Error correction is accomplished by identifying the bad bit and inverting it. Identification of the erroneous bit is achieved by comparing the 16-bit data word and 6-bit check word from memory with the new check word with one (check word error) or three (data word error) inverted bits.

As the corrected word is made available on the data word I/O port, the check word I/O port presents a 6-bit syndrome error code. This syndrome code can be used to identify the bad memory chip.

#### **ERROR SYNDROME TABLE**

ERROR LOCATION		SYN	DROME	ERROR C	ODE	
ERROR LOCATION	CB <sub>0</sub>	CB <sub>1</sub>	CB <sub>2</sub>	CB <sub>3</sub>	CB₄	CB <sub>5</sub>
DB <sub>0</sub>	L	L	Н	L	Н	Н
DB <sub>1</sub>	L	н	L	L	Н	Н
$DB_2$	ј н	L	L	Ĺ	н	н
$DB_3^-$	L	L	н	Н	L	Н
DB₄	L	Н	L	Н	L	Н
DB <sub>5</sub>	н	L	L	Н	L	Н
DB <sub>6</sub>	∫ н	L	н	L	L	Н
DB <sub>7</sub>	Н	Н	L	L	L	Н
DB <sub>8</sub>	L	L	Н	Н	Н	L
$DB_{q}$	L	Н	L	H	Н	L
DB <sub>10</sub>	L	Н	Н	L	Н	Ł
DB <sub>11</sub>	Н	L	Н	L	Н	L
DB <sub>12</sub>	Н	Н	L	L	Н	L
DB <sub>13</sub>	L	н	Н	Н	L	L
DB <sub>14</sub>	Н	L	Н	Н	L	L
DB <sub>15</sub>	Н	н	L	Н	L	L
CB <sub>0</sub>	L	Н	Н	Н	н	Н
CB <sub>1</sub>	l H	L	Н	Н	Н	Н
CB <sub>2</sub>	Н	н	L	Н	Н	н
CB <sub>3</sub>	Н	н	Н	L	Н	Н
CB₄	∫ н.	н	Н	Н	L	Н
CB <sub>5</sub>	Н	Н	Н	Н	Н	L
No Error	Н	Н	Н	Н	Н	н

H = HIGH voltage level

L = LOW voltage level

## ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	V
lout	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F		UNIT
	PARAMETER		Min	Nom	Max	UNII
· · ·	Cumply veltors	Mil	4.5	5.0	5.5	٧
V <sub>CC</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
VIH	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
I <sub>IK</sub>	Input clamp current				<b>– 18</b>	mA
	IIIOI I I and a stantant annual t	'F631			-1	mA
ОН	HIGH-level output current	'F630			- 3	mA
I <sub>OL</sub>	LOW-level output current				20	mA
_		Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

### FAST 54/74F630, 54/74F631

### **Preliminary**

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED		TEST CON	DITIONS <sup>1</sup>		54	1/74F63	0	54	/74F63	31	UNIT
	PARAMETER		TEST CON	DITIONS		Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	UNII
			Mil Max			2.4	3.4					٧
.,	HIGH-level output voltage	V <sub>CC</sub> =	$MIN, V_{II} = MAX,$	I <sub>OH</sub> = MAX	Com'l	2.7	3.4					٧
V <sub>OH</sub>	nigh-level output voltage		$V_{IH} = MIN$	I <sub>OH</sub> = -1mA	Mil				2.5	3.4		٧
				I OH = -IIIIA	Com'l				2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> =	MIN, V <sub>IH</sub> = MIN,	V <sub>IL</sub> = MAX, I <sub>OL</sub>	= MAX		0.35	0.5		0.35	0.5	V
V <sub>IK</sub>	Input clamp voltage		$V_{CC} = MIN$	$I_{i} = I_{iK}$			- 0.73	-1.2		- 0.73	-1.2	٧
lozh	Off-State output current, HIGH-level voltage applied	V	$V_{CC} = MAX, V_{IH} = MIN, V_{O} = 2.4V$				2	50				μΑ
I <sub>OZL</sub>	Off-state output current, LOW-level voltage applied	v	CC = MAX, V <sub>IH</sub> =	MIN, $V_O = 0.5$	V		-2	-50				μА
i,	Input clamp current at maximum input voltage		$V_{CC} = MAX$	V <sub>I</sub> = 7.0V			5	100		5	100	μΑ
l <sub>iH</sub>	HIGH-level input current		V <sub>CC</sub> = MAX,	$V_1 = 2.7V$			1	20		1	20	μА
I <sub>IL</sub>	LOW-level input current		$V_{CC} = MAX,$	$V_I = 0.5V$			-1	- 20		- 1	- 20	μΑ
Ios	Short-circuit output current <sup>3</sup>		V <sub>CC</sub> =	MAX		-60	-80	-150	-60	-80	-150	mA
			Outputs HIGH									mA
		'F630	'F630 V <sub>CC</sub> = MAX, Outputs open Outputs LOW		W							mA
1	Total supply current		Outputs at H		i-Z							mA
Icc	iotai suppiy current	'F631	$V_{CC} = MAX,$	Outputs HIC	àH.							mA
		F031	Outputs open	Outputs LO	W							mA

#### NOTES

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at  $V_{CC} = 50$ ,  $T_A = 25^{\circ}C$ .
3. Not more than one output should be shorted at a time. For testing  $I_{OS}$ , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

### **ERROR DETECTION/CORRECTION**

### FAST 54/74F630, 54/74F631

### Preliminary

AC ELECTRICAL CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

			54	1/74F6	30	54F	630	74F	630	
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_A, V_{CC}$ $Com'I$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation delay time, LOW-to-HIGH level output, DB to CB	Waveform 1			22					ns
t <sub>PHL</sub>	Propagation delay time, HIGH-to-LOW level output, DB to CB	Waveform 1			20					ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time, SI to DEF, SEF	Waveform 1			13 12					ns
t <sub>PZH</sub>	Output enable time to HIGH level, SO to CB, DB	Waveform 4			12					ns
t <sub>PZL</sub>	Output enable time to LOW level, SO to CB, DB	Waveform 3			12					ns
t <sub>PHZ</sub>	Output disable time from HIGH level, SO to CB, DB	Waveform 4			15					ns
t <sub>PLZ</sub>	Output disable time from LOW level, SO to CB, DB	Waveform 3			15					ns

AC ELECTRICAL CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

			54	1/74F6	31	54F	631	74F	631		
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_{A}, V_{CC}$ Mil $C_{L} = 50pF$ $R_{L} = 500\Omega$		$T_A$ , $V_{CC}$ Com'l $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	Min	Max		
t <sub>PLH</sub>	Propagation delay time, LOW-to-HIGH level output, DB to CB	Waveform 1			-25					ns	
t <sub>PHL</sub>	Propagation delay time, HIGH-to-LOW level output, DB to CB	Waveform 1			18					ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time, SI to DEF, SEF	Waveform 1			16 11					ns	
t <sub>PHL</sub>	Propagation delay time, HIGH-to-LOW level output, SO to CB, DB	Waveform 1			12					ns	
t <sub>PLH</sub>	Propagation delay time, LOW-to-HIGH level output, SO to CB, DB	Waveform 1			16					ns	

NOTE

Subtract 0.2ns from minimum values for SO package.


### **AC SETUP REQUIREMENTS**

				54/74F			4F	74F		
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A$ , $V_{CC}$ $Mil$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Com'I $C_L = 50pF$ $R_L = 500\Omega$		UNIT
		İ	Min	Тур	Max	Min	Max	Min	Max	
ts	Setup time, CB or DB to SI	Waveform 2	4							ns
th	Hold time, CB or DB to SI	Waveform 2	4							ns

### **ERROR DETECTION/CORRECTION**


### Preliminary

### **AC WAVEFORMS**




### Preliminary

### **TEST CIRCUITS AND WAVEFORMS**



### **TEST CIRCUITS AND WAVEFORMS**



Preliminary

'F646 — Octal Transceiver/Register, Non-Inverting (3-State)
'F647 — Octal Transceiver/Register, Non-Inverting (Open Collector)
'F648 — Octal Transceiver/Register, Inverting (3-State)
'F649 — Octal Transceiver/Register, Inverting (Open Collector)

- High impedance NPN base inputs for reduced loading (20μA in HIGH and LOW states)
- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of true and inverting data paths
- Choice of 3-State or Open-Collector outputs

### DESCRIPTION

These devices consist of bus transceiver circuits with 3-State or Open-Collector outputs. D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a HIGH logic level. Enable G and Direction DIR pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or B register, or in both. The Select (S) controls can multiplex stored and real-time (transparent mode) data. The Direction DIR determines which bus will receive data when the Enable G is active (LOW). In the isolation mode (Enable G. HIGH), A data may be stored in the B register and/or B data may be stored in the A register.

### PIN CONFIGURATION

CPAB 1		24 V <sub>CC</sub>
SAB 2		23 СРВА
DIR 3		22 SBA
A1 4		21 G
A2 5		20 B1
A3 6		19 B2
A4 7		18 B3
A5 8		17 B4
A6 9		16 B5
A7 10		15 B6
A8 11		14 B7
GND 12		13 B8
'	<u> </u>	<u> </u>

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F646		
74F647		
74F648		
74F649		

### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES  V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F646N • N74F647N N74F648N • N74F649N	
Plastic SO	N74F646D • N74F647D N74F648D • N74F649D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
A <sub>1</sub> -A <sub>8</sub> , B <sub>1</sub> -B <sub>8</sub>	Data Register A, B Inputs	1.0/1.0	20μΑ/20μΑ
A <sub>1</sub> -A <sub>8</sub> , B <sub>1</sub> -B <sub>8</sub>	Data Register A, B Outputs	150/33.3	3mA/20mA
CPAB, CPBA	Clock Pulse Inputs	1.0/1.0	20μΑ/20μΑ
SAB, SBA	Transmit/Receive Inputs	1.0/1.0	20μΑ/20μΑ
DIR, G	Output Enable Inputs	1.0/1.0	20μΑ/20μΑ

NOTE


One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.

### LOGIC SYMBOL



# 5


### LOGIC SYMBOL (IEEE/IEC)



When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a

time. The following examples demonstrate the four fundamental bus-management functions that can be performed with the 'F646, 'F647, 'F648, or 'F649.

### TRANSCEIVERS/REGISTERS



### **FUNCTION TABLE**


		IN	PUTS			DATA	1/0*	OPERATION	ERATION OR FUNCTION			
G	DIR	CPAB	СРВА	SAB	SBA	A1-A8	B1-B8	'F646, 'F647	'F648, 'F649			
ΙI	X	H or L	H or L	X X	X X	Input	Input	Isolation Store A and B Data	Isolation Store A and B Data			
L		X	X X	X	L H	Output	Input	Real Time B Data to A Bus Stored B Data to A Bus	Real Time B Data to A Bus Stored B Data to A Bus			
L	H	X H or L	X X	L H	X	Input	Output	Real Time A Data to B Bus Stored A Data to B Bus	Real Time A Data to B Bus Stored A Data to B Bus			

<sup>\*</sup>The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

H = high level L = low level X = irrelevant

! = low-to-high level transition

### **LOGIC DIAGRAM**



ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	٧
lout	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER			54/74F		UNIT
	PARAMETER		Min	Nom	Max	UNII
.,	Cumply valtage	Mil	4.5	5.0	5.5	V
V <sub>CC</sub>	Supply voltage	Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			V
V <sub>IL</sub>	LOW-level input voltage				0.8	V
l <sub>ik</sub>	Input clamp current				- 18	mA
1	LICH level output ourrent	'F647, 'F649			<b>–</b> 1	mA
'он	HIGH-level output current	'F646, 'F648			- 3	mA
l <sub>OL</sub>	LOW-level output current				20	mA
т	Operation from air term perature	Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

5

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED		TEST CON	DITIONO <sup>1</sup>		54/7	4F646,	F648	54/74F647, 'F649			UNIT
	PARAMETER		TEST CONT	DITIONS		Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	UNII
	,			3-A	Mil	2.4	3.4					٧
\ ,	HIGH-level output voltage	V <sub>CC</sub> = 1	$MIN, V_{IL} = MAX,$	I <sub>OH</sub> = -3mA	Com'l	2.7	3.4					٧
V <sub>OH</sub>	High-level output voltage	00	V <sub>IH</sub> = MIN	I <sub>OH</sub> = -1mA	Mil				2.5	3.4		٧
				IOH = -IIIIA	Com'l				2.7	3.4		٧
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> =	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$				0.35	0.5		0.35	0.5	٧
$V_{IK}$	Input clamp voltage		$V_{CC} = MIN$	I, I <sub>I</sub> = I <sub>IK</sub>			- 0.73	-1.2		- 0.73	-1.2	٧
l <sub>ozh</sub>	Off-State output current, HIGH-level voltage applied	٧	$V_{CC} = MAX, V_{IH} = MIN, V_{O} = 2.4V$				2	50				μΑ
I <sub>OZL</sub>	Off-state output current, LOW-level voltage applied	٧	$V_{CC} = MAX, V_{IH} = MIN, V_{O} = 0.5V$				-2	-50				μΑ
l <sub>1</sub>	Input clamp current at maximum input voltage		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7.0V			- 5	100		5	100	μΑ
I <sub>IH</sub>	HIGH-level input current		$V_{CC} = MAX,$	V <sub>1</sub> = 2.7V			1	20		1	20	μΑ
I <sub>IL</sub>	LOW-level input current		$V_{CC} = MAX,$	$V_1 = 0.5V$			-1	- 20		- 1	- 20	μA
los	Short-circuit output current <sup>3</sup>		V <sub>CC</sub> =	MAX		-60	-80	-150	-60	-80	-150	mA
		.=		Outputs HIG	ìΗ							mA
		'F646, 'F648	V <sub>CC</sub> = MAX, Outputs open	Outputs LO	N							mA
	Total supply current		22.52.0 00011	Outputs at H	-Z							m.A
lcc	iotal supply culterit	'F647,	$V_{CC} = MAX,$	(, Outputs HIGH	iΗ							mA
		'F649	Outputs open	Outputs LO	N							mA

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

### TRANSCEIVERS/REGISTERS

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

			54/7	4F646,'	F648	54F64	6,'F648	74F64	6,'F648	
PARAMETER		TEST CONDITIONS	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$ \begin{array}{c c} T_A, \\ V_{CC} = MiI \\ C_L = 50pF \\ R_L = 500\Omega \end{array} $		$T_{A},$ $V_{CC} = Com'I$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Clock to bus CPBA or CPAB to A or B	Waveform 1							13 13	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Bus to bus A or B to B or A	Waveforms 2 and 3							11 11	ns
t <sub>PLH</sub>	Select with Bus input HIGH to bus SBA or SAB to A or B	Waveforms 2 and 3							13 13	ns
t <sub>PLH</sub>	Select with Bus input LOW to bus SBA or SAB to A or B	wavelorins 2 and 3							13 13	ns
t <sub>PZH</sub>	Enable to bus G to A or B	Waveforms 4 and 5							13.5 12.5	ns
t <sub>PZH</sub>	Direction to bus DIR to A or B	vvaveionns 4 and 5							12.5 12.5	ns
t <sub>PHZ</sub>	Enable to bus G to A or B	Moveforms 4 and 5							10.5 10.5	ns
t <sub>PHZ</sub>	Direction to bus DIR to A or B	Waveforms 4 and 5							10.5 10.5	ns

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

			54/7	'4F647,'I	F649	54F64	7,'F649	74F64	7,'F649	
PARAMETER		TEST CONDITIONS	$T_A = +25$ °C $V_{CC} = +5.0$ V $C_L = 50$ pF $R_L = 500$ Ω			$T_A$ , $V_{CC} = Mil$ $C_L = 50pF$ $R_L = 500\Omega$		$T_{A},$ $V_{CC} = Com'I$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Clock to bus CPBA or CPAB to A or B	Waveform 1							13 13	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Bus to bus A or B to B or A	Waveforms 2 and 3							11 11	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Select with Bus input HIGH to bus SBA or SAB to A or B	Waveforms 4 and 5							13 13	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Select with Bus input LOW to bus SBA or SAB to A or B	Wavelollis 4 and 5							13 13	ns

NOTE

Subtract 0.2ns from minimum values for SO package.


### **AC SETUP REQUIREMENTS**

			54/74F			54F  T <sub>A</sub> , V <sub>CC</sub> Mil  C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		$74F$ $T_{A}, V_{CC}$ $Com'l$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		
PARAMETER TEST CO		TEST CONDITIONS	V	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$						UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>w</sub>	Width of clock pulse	Waveform 1						4		ns
t <sub>s</sub>	Setup time (bus to clock)	Waveform 6						3		ns
t <sub>h</sub>	Hold time (bus to clock)	Waveform 6	]					1		ns

5


### TRANSCEIVERS/REGISTERS

#### **AC WAVEFORMS**



# 5

### **TEST CIRCUITS AND WAVEFORMS**



#### SWITCH POSITION


TEST	SWITCH
<sup>†</sup> PLZ	closed
<sup>†</sup> PZL	closed
All other	open

#### **DEFINITIONS**

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.


C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse



F44411 V	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	t <sub>TLH</sub>	tTHL		
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns		

### **TEST CIRCUITS AND WAVEFORMS**




#### DEFINITIONS

R<sub>I</sub> = Load resistor; see AC CHARACTERISTICS for value.

 $C_L^{-}$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



F4441134	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	†TLH	tTHL		
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns		

### FAST 54/74F655, 54/74F656

### **BUFFERS/DRIVERS**

### 'F655 — Octal Buffer/Line Driver with Parity, Inverting (3-State) 'F656 — Octal Buffer/Line Driver with Parity, Non-Inverting (3-State)

- High impedance NPN base input for reduced loading (20µA in HIGH and LOW states)
- Inverting ('F655) or noninverting ('F656) outputs
- 24-pin plastic slim dip (300-mil) package
- 'F655 combines 'F240 and 'F280 functions in one package
- 'F656 combines 'F241 and 'F280A functions in one package
- · Inputs on one side and outputs on the other side simplify PC board layout
- 3-State outputs
- Outputs sink 64mA
- 15mA source current

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74F655	8ns	83mA
74F656	8ns	83mA

### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F655N • N74F656N	
Plastic SO	N74F655D • N74F656D	
Ceramic DIP		· ·
Ceramic LLCC		

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
$\overline{OE}_1,\overline{OE}_2,\overline{OE}_3$	3-State Output Enable (Active LOW)	1.0/0.033	20μΑ/20μΑ
PARITY IN	Input	1.0/0.033	20μΑ/20μΑ
I <sub>n</sub>	Input	1.0/0.033	20μΑ/20μΑ
Y <sub>n</sub> , PARITY OUT	Outputs	150/33	3mA/20mA

NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.

#### DESCRIPTION


The 'F655 and 'F656 are octal buffers and line drivers with parity generation/checking designed to be employed as memory address drivers, clock drivers and busoriented transmitters/receivers. These parts include parity generator/checker to improve PC board density.

#### PIN CONFIGURATION

F65	5	F656		
OE <sub>1</sub> 1 OE <sub>3</sub> 2 PARITY IN 3 Io I4 I1 5 I2 6 I3 7 I4 8 I6 9 I6 10 I7 11 GND 12	24 V <sub>CC</sub> 23 OE <sub>2</sub> 22 PARITY OUT 26 PARITY OUT 27 PARITY OUT 28 V <sub>0</sub> 19 V <sub>1</sub> 18 V <sub>2</sub> 17 V <sub>3</sub> 16 V <sub>4</sub> 15 V <sub>5</sub> 14 V <sub>6</sub> 13 V <sub>7</sub>	OE <sub>1</sub> 1 OE <sub>3</sub> 2 PARITY IN 3 Io (4 It 15 I2 6 I3 7 I4 8 Is 9 I6 100 I7 11 GND 12	24 Vcc 23 OE <sub>2</sub> 22 PARITY OUT 21 PARITY OUT 22 Y <sub>0</sub> 19 Y <sub>1</sub> 18 Y <sub>2</sub> 17 Y <sub>3</sub> 15 Y <sub>4</sub> 15 Y <sub>5</sub> 14 Y <sub>6</sub> 13 Y <sub>7</sub>	

### **BUFFERS/DRIVERS**

### LOGIC DIAGRAM



### FAST 54/74F655, 54/74F656

### **BUFFERS/DRIVERS**

### **FUNCTION TABLE, 'F655**

	INPU	TS		ОИТРИТ
OE <sub>1</sub>	OE <sub>2</sub>	OE <sub>3</sub>	D	001701
L	L	L	L	I
L	L	L	Н	L
Н	Н	Н	Х	Z

### **FUNCTION TABLE, 'F656**

	INPU	OUTPUT		
OE₁	OE <sub>2</sub>	OE <sub>3</sub>	D	001701
L	L	L	L	L
L	L	L	н	н
Н	Н	. н	X	Z

H = HIGH voltage level

L = LOW voltage level

Z = High impedance (OFF) level

X = Don't care

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
VIN	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to + 5	- 30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	٧
I <sub>OUT</sub>	Current applied to output in LOW output state	96	128	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

### RECOMMENDED OPERATING CONDITIONS

	PARAMETER		54/74F			UNIT
	PARAMETER		Min	Nom	Max	UNII
	Cumply voltage	Mil	4.5	5.0	5.5	V
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				- 18	mA
	UICH lovel output output	Mil			- 12	mA
'он	HIGH-level output current	Com'l			<b>–</b> 15	mA
	LOW level entent entent	Mil			48	mA
OL	I <sub>OL</sub> LOW-level output current				64	mA
_	T <sub>A</sub> Operating free-air temperature	Mil	- 55		125	°C
'A		Com'l	0		70	°C

### **BUFFERS/DRIVERS**

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			54	/74F655, 'F	656	T		
	PARAMETER	TEST C	ONDITIONS <sup>1</sup>		Min	Typ <sup>2</sup>	Max	UNIT
		$V_{CC} = MIN, V_{IH} = MIN$	I <sub>OH</sub> = - 12mA	Mil	2.0			V
v	HICH level eviterit veltere	V <sub>IL</sub> = MAX	I <sub>OH</sub> = - 15mA	Com'l	2.0			٧
V <sub>OH</sub>	HIGH-level output voltage	$V_{CC} = MIN, V_{IH} = MIN,$	1	Mil	2.4	3.4		V
		V <sub>IL</sub> = MAX	$I_{OH} = -3mA$	Com'l	2.7	3.4		٧
V	LOW/ level eviteratively	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN,	I <sub>OL</sub> = 48mA	Mil		0.35	0.5	V
V <sub>OL</sub>	LOW-level output voltage	$V_{iL} = MAX$	I <sub>OL</sub> = 64mA	Com'l		0.35	0.5	V
VIK	Input clamp voltage	V <sub>CC</sub> =	$MIN, I_{l} = I_{lK}$			- 0.73	- 1.2	V
l <sub>ozh</sub>	Off-state output current, HIGH-level voltage applied	V <sub>CC</sub> = MAX, V	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_{O} = 2.4V$				50	μΑ
I <sub>OZL</sub>	Off-state output current LOW-level voltage applied	V <sub>CC</sub> = MAX, V	$_{IH} = MIN, V_O = 0.5V$				- 50	μΑ
l <sub>1</sub>	Input clamp current at maximum input voltage	V <sub>CC</sub> = M	AX, V <sub>i</sub> = 7.0V				100	μΑ
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = M	$AX, V_1 = 2.7V$			1	20	μΑ
I <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> = M	$AX, V_1 = 0.5V$			-1	- 20	μΑ
los	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_O = 0.0V$			- 100		- 225	mA
			I <sub>CCH</sub> Outputs F	IIGH		45	70	mA
Icc	Supply current (total)	V <sub>CC</sub> = MAX I <sub>CCL</sub> Outputs LOW			65	105	mA	
			I <sub>CCZ</sub> Outputs OFF			55	95	mA

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

### AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

					54/74F		54	4F	74	4F	
	PARAMETER	TEST CONDITIONS		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC} = Mil$ $C_L = 50pF$ $R_L = 500\Omega$		$T_{A},$ $V_{CC} = Com'I$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT	
				Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to output	Waveform	'F655	4.0 2.0	7.5 3.5	11.5 5.0	3.5 1.5	15.0 6.0	4.0 2.0	13.0 5.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to output	Waveform	'F656	3.0 4.0	4.0 6.0	6.5 9.5	2.5 3.0	8.0 12.0	3.0 4.0	7.0 11.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to Parity Output	Waveform	'F655	6.5 8.0	10.0 11.0	13.0 14.5	6.0 7.0	15.0 18.0	6.5 8.0	14.0 16.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to Parity Output	Waveform	'F656	6.5 8.0	9.0 11.0	13.0 15.0	6.0 7.0	16.0 20.0	6.5 8.0	14.0 16.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Enable time to HIGH level Enable time to LOW level	Waveform 2 Waveform 3	'F655	7.0 8.0	13.0 13.0	16.5 19.5	6.0 7.5	19.5 24.0	7.0 8.0	18.0 23.0	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Disable time from HIGH level Disable time from LOW level	Waveform 2 Waveform 3	'F655	3.0 3.5	6.5 7.0	9.0 8.5	2.5 3.0	11.5 11.0	3.0 3.5	10.0 9.0	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Enable time to HIGH level Enable time to LOW level	Waveform 2 Waveform 3	'F656	7.0 8.0	12.0 12.0	17.5 18.5	6.5 7.5	19.5 23.0	7.0 8.0	18.0 21.5	ns
t <sub>PHZ</sub>	Disable time from HIGH level Disable time from LOW level	Waveform 2 Waveform 3	'F656	2.0 2.5	4.0 4.0	6.5 7.5	1.5 2.0	8.5 9.0	2.0 2.5	6.5 7.5	ns


Subtract 0.2ns from minimum values for SO package.

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


<sup>3.</sup> Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

### **BUFFERS/DRIVERS**

#### **AC WAVEFORMS**



### **TEST CIRCUITS AND WAVEFORMS**



### Preview

- High-impedance NPN base input for reduced loading (20μA with HIGH and LOW states)
- 24-pin plastic slim dip (300-mil) package
- Combines 'F245 and 'F280A functions in one package
- 3-State outputs
- Outputs sink 64mA
- 15mA source current
- Input diodes for termination effects

#### DESCRIPTION

The 'F657 contains eight non-inverting buffers with 3-State outputs and an 8-bit parity generator/checker, and is intended for bus-oriented applications. The buffers have a quaranteed current sinking capability of 20mA at the A ports and 64mA at the B ports. The Transmit/Receive (T/R) input determines the direction of the data flow through the bidirectional transceivers. Transmit (active HIGH) enables data from A ports to B ports; Receive (active LOW) enables data from B ports to A ports. The Output Enable inputs disable both the A and B ports by placing them in a High-Z condition when either the OE input is HIGH or the OE input is LOW.

## Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker (3-State Outputs)

	TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
į	74F657		120mA

### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F657N	
Plastic SO	N74F657D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low	
ŌĒ	Output Enable Input (Active LOW)	1.0/0.033	20μΑ/20μΑ	
T/R	Transmit/Receive Input	1.0/0.033	20μΑ/20μΑ	
A <sub>0</sub> -A <sub>7</sub>	Side A, 3-State Inputs	1.0/0.033	20μΑ/20μΑ	
B <sub>0</sub> -B <sub>7</sub>	Side B, 3-State Inputs	1.0/0.033	20μΑ/20μΑ	
A <sub>0</sub> -A <sub>7</sub>	Side A, 3-State Outputs	150/40	3mA/24mA	
D D	Side B, 3-State Outputs (Commercial)	750/107	15mA/64mA	
B <sub>0</sub> -B <sub>7</sub>	Side B, 3-State Outputs (Military)	600/80	12mA/48mA	
PARITY	Parity Output/Error Output	150/40	3mA/24mA	


NOTE

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


The parity generator detects whether an even or odd number of bits on the A ports are HIGH, depending on the condition of the Even/Odd input. If the Even input is active HIGH and an even number of A inputs

are HIGH, the Parity output is HIGH. The parity of the data received on the B ports is compared with the Even/Odd input and the Error output is LOW if not equal.

### PIN CONFIGURATION



#### LOGIC SYMBOL




### LOGIC SYMBOL (IEEE/IEC)



### Preview

### LOGIC DIAGRAM



### **FUNCTION TABLE**

INI	PUTS	ОИТРИТ				
ŌĒ	T/R	OUTPUT				
L	L	Bus B Data to Bus A				
L	н	Bus A Data to Bus B				
Н	Х	High-Z State				

NUMBER OF INPUTS I0-18	PARITY			
THAT ARE HIGH	Even	Odd		
0, 2, 4, 6, 8	Н	L		
1, 3, 5, 7, 9	L	Н		

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

FAST 54/74F657

### **TRANSCEIVER**

### Preview

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

PARAMETER			54F	74F	UNIT	
V <sub>CC</sub>	Supply voltage		- 0.5 to + 7.0	- 0.5 to + 7.0	V	
V <sub>IN</sub>	Input voltage		- 0.5 to + 7.0	-0.5 to +7.0 -0.5 to +7.0		
I <sub>IN</sub>	Input current		- 30 to + 5	- 30 to + 5	mA	
V <sub>OUT</sub>	Voltage applied to output in HIGH output state		- 0.5 to + 5.5	-0.5 to +5.5	V	
		A <sub>0</sub> -A <sub>7</sub>	$A_0-A_7$ 40	40	40	mA
OUT	Current applied to output in LOW output state  B <sub>0</sub> -B <sub>7</sub>		128	128	mA	
TA	Operating free-air temperature range		- 55 to + 125	0 to 70	°C	

### RECOMMENDED OPERATING CONDITIONS

PARAMETER			54/74F				٦
			Min	Nom	Max	UNIT	-
		Mil	4.5	5.0	5.5	V	
$v_{cc}$	Supply voltage	Com'l	4.75	5.0	5.25	٧	
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧	
V <sub>IL</sub>	LOW-level input voltage				8.0	V	
I <sub>IK</sub>	Input clamp current				- 18	m A	
	HIGH-level output current, A <sub>0</sub> -A <sub>7</sub> parity error	Mil			- 3	m A	
Іон		Com'i			-3	m A	
1	HIGH-level output current, B <sub>0</sub> -B <sub>7</sub>	Mil			- 12	m A	
I <sub>OH</sub>		Com'l			- 15	m A	
	LOW-level output current, A <sub>0</sub> -A <sub>7</sub> parity error	Mil			20	m A	
l <sub>OL</sub>		Com'l			20	m A	
	LOW-level output current, B <sub>0</sub> -B <sub>7</sub>	Mil			48	m A	
loL		Com'l			64	m A	
т		Mil	- 55		+ 125	۰c	
TA	Operating free-air temperature	Com'l	0		70	° C	

TRANSCEIVER FAST 54/74F657

### Preview

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

DADAMETED		TEST CONDITIONS <sup>1</sup>			54/74F657			
	PARAMETER	TEST CONDITIONS			Min	Typ <sup>2</sup>	Max	UNIT
.,	HIGH-level output voltage,	$V_{CC} = MIN, V_{IL} = MAX,$	20-4	Mil	2.4			٧
$V_{OH}$	A <sub>0</sub> -A <sub>7</sub> parity error	V <sub>IH</sub> = MIN	$I_{OH} = -3.0 \text{mA}$	Com'l	2.7			٧
			I <sub>OH</sub> = - 12mA	Mil	2.0			٧
.,	AllOH level and and walks as B. B.	$V_{CC} = MIN, V_{II} = MAX,$	I <sub>OH</sub> = - 15mA	Com'l	2.0			٧
V <sub>OH</sub>	HIGH-level output voltage, B <sub>0</sub> -B <sub>7</sub>	V <sub>IH</sub> = MIN		Mil	2.4			٧
			$I_{OH} = -3.0 \text{mA}$	Com'i	2.7			٧
V <sub>OL</sub>	LOW-level output voltage, A <sub>0</sub> -A <sub>7</sub> parity error	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN,			0.5	٧		
.,	LOW-level output voltage, $B_0-B_7$ $V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MAX$	$I_{OL} = 48 \text{mA}$	Mil			0.55	٧	
V <sub>OL</sub>		$V_{IH} = MAX$	I <sub>OL</sub> = 64mA	Com'l			0.55	٧
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$			- 0.73	- 1.2	٧	
i <sub>i</sub>	Input clamp current at maximum input voltage	$V_{CC} = MAX, V_1 = +7.0V$				100	μΑ	
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = MA	$V_{1} = 2.7V$				20	μΑ
IIL	LOW-level input current	$V_{CC} = MAX, V_I = 0.5V$				- 20	μΑ	
I <sub>OZH</sub>	Off-state output current, HIGH-level voltage applied	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_O = 2.4V$				50	μΑ	
I <sub>OZL</sub>	Off-state output current, LOW-level voltage applied	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_{O} = 0.5V$				- 50	μΑ	
Ios	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		- 100		- 225	mA	
Icc	Supply current <sup>4</sup> (total)	$V_{CC} = MAX$			120	165	mA	

NOTES

AC ELECTRICAL CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

PARAMETER		TEST CONDITIONS				$\begin{array}{c} 54F \\ T_A, V_{CC} \\ Mil \\ C_L = 50pF \\ R_L = 500\Omega \end{array}$		$74F$ $T_A, V_{CC}$ $Com'l$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay, $A_n$ to $B_n$ or $B_n$ to $A_n$	Waveform 1	2.5 2.5	4.2 4.6	5.5 6.0			2.5 2.5	6.5 7.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay, A <sub>n</sub> to parity, error	Waveform 1	6.0 6.5	10 11	14 15.5			6.0 6.5	15.5 16.0	ns
t <sub>PZH</sub>	Output enable time	Waveform 2 Waveform 3	3.0 4.5	5.3 7.9	7.0 10			3.0 4.5	8.0 11	ns
t <sub>PHZ</sub>	Output disable time	Waveform 2 Waveform 3	3.0 2.0	5.0 3.7	6.5 5.0			3.0 2.0	7.5 6.0	ns

NOTE

Subtract 0.2ns from minimum values for SO package.

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.


<sup>4.</sup> Measure  $I_{CC}$  with outputs open.

# 5


### **TRANSCEIVER**

### AC WAVEFORMS

Preview



### **TEST CIRCUITS AND WAVEFORMS**



#### FAST 54/74F673

TYPICAL SUPPLY CURRENT

(Total)

#### Preview

# Serial-to-parallel converter

- 16-bit serial I/O shift register
- 16-bit parallel-out storage register
- Recirculating serial shifting
- Recirculating parallel transfer
- Common serial data I/O pin

#### ORDERING CODE

TYPE

74F673

ONDERNING CODE								
PACKAGES	COMMERCIAL RANGES $V_{CC} = 5V \pm 5\%$ ; $T_A = 0^{\circ}C$ to $+70^{\circ}C$	MILITARY RANGES $V_{CC} = 5V \pm 10\%; T_{A} = -55^{\circ}C \text{ to } + 125^{\circ}C$						
Plastic DIP	N74F673N							
Plastic SO	N74F673D							
Ceramic DIP								
Ceramic LLCC								

16-Bit Shift Register (Serial-In/Serial-Parallel Out)

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

#### **DESCRIPTION**

The 'F673 contains a 16-bit serial-in/serial-out shift register and a 16-bit parallel-out storage register. A single pin serves either as an input for serial entry or as a 3-state serial output. In the Serial-out mode, the data recirculates in the shift register. By means of a separate clock, the contents of the shift register are transferred to the storage register for parallel outputting. The contents of the storage register can also be parallel loaded back into the shift register. A HIGH-signal on the Chip Select input prevents both shifting and parallel transfer. The storage register may be cleared via STMR.

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

TYPICAL PROPAGATION


**DELAY** 

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
CS	Chip Select Input (Active LOW)	1.0/1.0	20μA/0.6mA
SHCP	Shift Clock Pulse Input (Active Falling Edge)	1.0/1.0	20μA/0.6mA
STMR	Store Master Reset Input (Active LOW)	1.0/1.0	20μA/0.6mA
STCP	Store Clock Pulse Input	1.0/1.0	20μA/0.6mA
R/W	Read/Write Input	1.0/1.0	20μA/0.6mA
SI/O	Serial Data Input or	3.5/1.0	70μA/0.6mA
31/0	3-State Serial Output	50/33	1.0mA/20mA
Q <sub>0</sub> -Q <sub>15</sub>	Parallel Data Outputs	50/33	1.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



#### FUNCTIONAL DESCRIPTION

The 16-bit shift register operates in one of four modes, as indicated in the Shift Register Operations Table. A HIGH signal on the Chip Select  $(\overline{CS})$  input prevents clocking and forces the Serial Input/Output (SI/O) 3-state buffer into the high-impedance state. During serial shift-out operations, the SI/O buffer is active (i.e., enabled) and the output data is also recirculated back into the shift register. When parallel loading the shift register from the storage register, serial shifting is inhibited.

The storage register has an asynchronous MASTER RESET ( $\overline{STMR}$ ) input that overrides all other inputs and forces the  $Q_0-Q_{15}$  outputs LOW. The storage register is in the Hold mode whether  $\overline{CS}$  or the Read/Write (R/ $\overline{W}$ ) input is HIGH. With  $\overline{CS}$  and R/ $\overline{W}$  both LOW, the storage register is parallel loaded from the shift register.

To prevent false clocking of the shift register, SHCP should be in the LOW state

#### SHIFT REGISTER OPERATIONS TABLE

	CONTR	OL INPUTS	SI/O	OPERATING MODE	
cs	R/W	SHCP	STCP	STATUS	OPERATING MODE
H L	X L	X	X	High Z Data in	Hold Serial load
L	Ħ	1	L	Data out	Serial output with recirculation
L	н	ı	н	Active	Parallel load; no shifting

H = HIGH voltage level


during a LOW-to-HIGH transition of  $\overline{CS}$ . To prevent false clocking of the storage register, STCP should be LOW during a HIGH-to-LOW transition of  $\overline{CS}$  if  $R/\overline{W}$  is LOW, and should also be LOW during a HIGH-to-LOW transition of  $R/\overline{W}$  if  $\overline{CS}$  is LOW.

## STORAGE REGISTER OPERATIONS TABLE

	TRO	OPERATING		
STMR	cs	R/W	STCP	MODE
L	х	Х	Х	Reset; Outputs LOW
н	Н	Х	X	Hold
н	X	Н	X	Hold
Н	L	L	1	Parallel Load

1 = LOW-to-HIGH clock transition

#### **FUNCTIONAL BLOCK DIAGRAM**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

L = LOW voltage level

X = Don't care

<sup>↓ =</sup> HIGH-to-LOW clock transition

#### FAST 54/74F673

#### Preview

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER			54/74F		114117
	FARAMETER		Min	Nom	Max	UNIT
V	Supply voltage	Mil	4.5	5.0	5.5	٧
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0		·	٧
V <sub>IL</sub>	LOW-level input voltage				0.8	٧
l <sub>ik</sub>	Input clamp current				- 18	mA
l <sub>он</sub>	HIGH-level output current				-1	mA
loL	LOW-level output current				20	mA
_	Operating free six temperature	Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TFAT	CONDITIONS <sup>1</sup>			54/74F673		
	PARAMETER	1551	TEST CONDITIONS <sup>1</sup>			Typ <sup>2</sup>	Max	UNIT
.,	UICH level entrut veltere	V <sub>CC</sub> = MIN, V <sub>IL</sub> =	MAX, V <sub>IH</sub> = MIN,	Mil	2.4	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> =	MAX	Com'l	2.7	3.4		٧.
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> =	MIN, V <sub>IL</sub> = MAX, I <sub>OL</sub> =	: MAX		0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	V <sub>cc</sub>	$=$ MIN, $I_1 = I_{1K}$			- 0.73	- 1.2	٧
I <sub>OZH</sub>	Off-state output current, HIGH-level voltage applied	V <sub>CC</sub> = MAX	, V <sub>IH</sub> = MIN, V <sub>O</sub> = 2.4V			2	70	μΑ
I <sub>OZL</sub>	Off-state output current LOW-level voltage applied	V <sub>CC</sub> = MAX	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_O = 0.5V$			- 2	- 650	μΑ
I <sub>t</sub>	Input current at maximum input voltage	V <sub>CC</sub> =	MAX, V <sub>I</sub> = 7.0V			5	100	μΑ
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> =	MAX, V <sub>1</sub> = 2.7V			1	20	μA
I <sub>IL</sub>	LOW-level input current	V <sub>CC</sub> =	MAX, V <sub>I</sub> = 0.5V			- 0.4	- 0.6	mA
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> =	MAX, $V_O = 0.0V$		- 60	- 80	- 150	mA
			I <sub>CCH</sub> Outputs I	HIGH				mA
Icc	Supply current (total)	$V_{CC} = MAX$	I <sub>CCL</sub> Outputs I	LOW			160	mA
			I <sub>CCZ</sub> Outputs	OFF				mA

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/ or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

#### Preview

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

				54/74F		5-	4F	74	4F	
	PARAMETER	TEST CONDITIONS		$A = +25^{\circ}$ $CC = +5.0$ $C_{L} = 5000$ $C_{L} = 5000$	0 <b>V</b> F	C <sub>L</sub> =	V <sub>CC</sub> fil 50pF 500Ω	Co C <sub>L</sub> =	V <sub>CC</sub> m'l 50pF 500Ω	UNIT
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	100	140						MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay STCP to Q <sub>n</sub>	Waveform 1	7.5 9.5	13 16	18 22					ns
t <sub>PHL</sub>	Propagation delay STMR to Q <sub>n</sub>	Waveform 2	6.0	10	14					ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SHCP to SI/O	Waveform 1	4.5 5.0	8.0 9.0	11 12.5					ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time CS or R/W to SI/O	Waveform 3 Waveform 4	3.0 3.0	5.0 5.0	7.0 7.0					ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time CS or R/W to SI/O	Waveform 3 Waveform 4	3.0 3.0	5.0 5.0	7.0 7.0					ns

NOTE


Subtract 0.2ns from minimum values for SO package.

#### **AC SETUP REQUIREMENTS**


ł				54/74F		54	IF.	74	\$F	1	
	PARAMETER	TEST CONDITIONS	TEST CONDITIONS		$T_A$ , $V_{CC}$ Mil $C_L = 50 pF$ $R_L = 50 9\Omega$		T <sub>A</sub> , V <sub>CC</sub> Com'l C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		UNIT		
			Min	Тур	Max	Min	Max	Min	Max		1
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW CS or R/W to STCP	Waveform 5	7.0 7.0							ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW CS or R/W to STCP	vvaveloiii 5	0							ns	
t <sub>s</sub> (H)	Setup time, HIGH or LOW SI/O to SHCP	Waveform 5	3.0 3.0							ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW SI/O to SHCP	vvaveioiii 5	0							ns	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW CS or R/W to SHCP	Waveform 5	5.0 5.0							ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW CS or R/W to SHCP	vvaveloriii 5	0							ns	
t <sub>W</sub> (H) t <sub>W</sub> (L)	SHCP pulse width, HIGH or LOW	Waveform 1	4.0 5.0					:		ns	
t <sub>W</sub> (H) t <sub>W</sub> (L)	STCP pulse width, HIGH or LOW	Waveform 1	5.0 10							ns	
t <sub>W</sub> (L)	STMR pulse width LOW	Waveform 2	7.0							ns	]
t <sub>rec</sub>	Recovery time STMR to STCP	Waveform 2	10							ns	$\rfloor$

#### Preview

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



#### SWITCH POSITION


TEST	SWITCH
<sup>†</sup> PLZ	closed
<sup>†</sup> PZL	closed
All other	open

#### **DEFINITIONS**

 $R_L$  = Load resistor; see AC CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



		INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Amplitude Rep. Rate Pulse Width tTLH tTHL							
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns				

#### FAST 54/74F674

#### Preview

# • 16-bit serial I/O shift register

- 16-bit parallel-in/serialout converter
- Recirculating serial shifting
- Common serial data I/O pin

#### DESCRIPTION

The 'F674 is a 16-bit shift register with serial and parallel load capability and serial output. A single pin serves alternately as an input for serial entry or as a 3-state serial output. In the Serial-out mode the data recirculates in the register. Chip Select, Read/Write and Mode inputs provide control flexibility.

#### **FUNCTIONAL DESCRIPTION**

The 16-bit shift register operates in one of four modes, as indicated in the Shift Register Operations Table.

Hold—a HIGH signal on the Chip Select (CS) input prevents clocking and forces the Serial Input/Output (SI/O) 3-state buffer into the high-impedance state.

Serial Load—data present on the SI/O pin shifts into the register on the falling edge of  $\overline{\text{CP}}$ . Data enters the Q<sub>0</sub> position and shifts toward Q<sub>15</sub> on successive clocks.

#### 16-Bit Shift Register, Serial-Parallel-In/Serial-Out (3-State)

TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
74F674		

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES $V_{CC} = 5V \pm 10\%; T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$
Plastic DIP	N74F674N	
Plastic SO	N74F674D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54 / 74F (U.L.) High/Low	LOAD VALUE High/Low
P <sub>0</sub> -P <sub>15</sub>	Parallel data inputs	1.0/1.0	20μA/0.6mA
ĊŜ	Chip Select input (active LOW)	1.0/1.0	20μA/0.6mA
CP	Clock Pulse input (active (LOW)	1.0/1.0	20μA/0.6mA
М	Mode Select input	1.0/1.0	20μA/0.6mA
R/W	Read/Write input	1.0/1.0	20μA/0.6mA
SI/O	3-State Serial data input or	3.75/1.0	70μA/0.6mA
31/0	3-State Serial output	150/33	3.0mA/20mA


NOTE

One (1.0) FAST unit load is defined as:  $20\mu A$  in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



Serial Output—the SI/O 3-state buffer is active and the register contents are shifted out from  $Q_{15}$  and simultaneously shifted back into  $Q_0$ .

Parallel Load—data present on  $P_0$ - $P_{15}$  are entered into the register on the falling edge of CP. The SI/O 3-state buffer is active and represents the  $Q_{15}$  output.


To prevent false clocking, CP must be LOW during a LOW-to-HIGH transition of CS.

#### **Shift Register Operations Table**

	CONTROL	. INPUTS		SI/O	OPERATING MODE
<del>cs</del>	R/W	M	CP	STATUS	OPERATING MODE
H	X L	X X	Х	High Z Data in	Hold Serial load
L	н	L	1	Data out	Serial output with recirculation
L	н	н	ı	Active	Parallel load; no shifting

H = HIGH voltage level

#### **FUNCTIONAL BLOCK DIAGRAM**



ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	V
lout	Current applied to output in LOW output state	40	40	mA
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

5

L = LOW voltage level

X = Don't care

<sup>=</sup> HIGH-to-LOW clock transition

#### FAST 54/74F674

#### **16-BIT SHIFT REGISTER**

#### Preview

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER		1			
	FANAMETER		Min	Nom	Max	UNIT
V	Sunah valdana	Mil	4.5	5.0	5.5	V
$v_{cc}$	Supply voltage	Com'l	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
VIL	LOW-level input voltage	ľ			0.8	٧
I <sub>IK</sub>	Input clamp current				- 18	mA
Іон	HIGH-level output current				-3	mA
I <sub>OL</sub>	LOW-level output current				20	mA
_	0	Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER TEST CONDITIONS <sup>1</sup>			54/74F674				
	PARAMETER	TEST CONDITIONS		Min	Typ <sup>2</sup>	Max	UNIT	
V	HIGH lovel output valtage	V <sub>CC</sub> = MIN	$I, V_{IL} = MAX,$	Mil	2.4	3.4		٧
V <sub>OH</sub>	HIGH-level output voltage	V <sub>IH</sub> :	= MIN	Com'l	2.7	3.4		V
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> =	MIN, V <sub>IL</sub> = MAX, I <sub>OL</sub>	= MAX		0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	V <sub>cc</sub>	$=$ MIN, $I_1 = I_{1K}$			- 0.73	- 1.2	V
I <sub>OZH</sub>	Off-state output current, HIGH-level voltage applied	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_O = 2.4V$				2	70	μА
I <sub>OZL</sub>	Off-state output current LOW-level voltage applied	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_O = 0.5V$				- 2	- 650	μА
l <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V			5	100	μΑ	
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> =	MAX, V <sub>1</sub> = 2.7V			1	20	μA
l <sub>IL</sub>	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$				- 0.4	- 0.6	mA
Ios	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX, V_{O} = 0.0V$		- 60	- 80	- 150	mA	
			I <sub>CCH</sub> Outputs	HIGH				mA
Icc	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX	I <sub>CCL</sub> Outputs	LOW			80	mA
			I <sub>CCZ</sub> Outputs	OFF				mA

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V<sub>CC</sub>=5V, T<sub>A</sub>=25°C.
 Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

PARAMETER TEST CONDITIONS		V	54/74F A = + 25° CC = + 5.0 CL = 50pf RL = 5000	OV =	T <sub>A</sub> , N C <sub>L</sub> =	4F V <sub>CC</sub> III 50pF 500Ω	Co C <sub>L</sub> =	V <sub>CC</sub> m'l	UNIT	
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	100	140						MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to SI/O	Waveform 1	4.5 5.0	8.0 9.0	11 12.5					ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time CS or R/W to SI/O	Waveform 3 Waveform 4	3.0 3.0	5.0 5.0	7.0 7.0					ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time CS or R/W to SI/O	Waveform 3 Waveform 4	3.0 3.0	5.0 5.0	7.0 7.0					ns

NOTE

Subtract 0.2ns from minimum values for SO package.


#### **AC SETUP REQUIREMENTS**

				54/74F		54F		74F		
PARAMETER					ov =	$T_{A}, V_{CC}$ $Mil$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		$T_{A}, V_{CC}$ $Com'I$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>s</sub> (H)	Setup time, HIGH or LOW SIO to CP	Waveform 2	7.0 7.0							ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW SI/O to CP	wavelorm 2	0							ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW P <sub>n</sub> to CP	Waveform 2	3.0 3.0							ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW P <sub>N</sub> to CP	wavelorii 2	0							ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW R/W or CS to CP	Waveform 2	5.0 5.0							ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW R/W or CS to CP	vvaveloiiii 2	0 0							ns
t <sub>W</sub> (H) t <sub>W</sub> (L)	CP pulse width, HIGH or LOW	Waveform 1	4.0 5.0							ns

5

#### Preview


#### **AC WAVEFORMS**



#### FAST 54/74F674

#### Preview

#### **TEST CIRCUITS AND WAVEFORMS**




#### SWITCH POSITION

TEST	SWITCH
<sup>t</sup> PLZ	closed
<sup>t</sup> PZL	closed
All other	open

#### DEFINITIONS

- R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.
- C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



FAMILY	INPUT PULSE REQUIREMENTS					
FAMILY	Amplitude	Amplitude Rep. Rate		t <sub>TLH</sub>	<sup>†</sup> THL	
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns	

#### FAST 54/74F675

#### **16-BIT SHIFT REGISTER**

#### Preview

- Serial-to-parallel converter
- 16-bit serial I/O shift register
- 16-bit parallel-out storage register
- Recirculating parallel transfer
- Expandable for longer words

#### **DESCRIPTION**

The 'F675 contains a 16-bit serial-in/serial-out shift register and a 16-bit parallel-out storage register. Separate serial input and output pins are provided for expansion to longer words. By means of a separate clock, the contents of the shift register are transferred to the storage register. The contents of the storage register can also be loaded back into the shift register. A HIGH signal on the Chip Select input prevents both shifting and parallel loading.

#### **FUNCTIONAL DESCRIPTION**

The 16-bit shift register operates in one of four modes, as determined by the signals applied to the Chip Select ( $\overline{\text{CS}}$ ), Read/Write (R/ $\overline{\text{W}}$ ) and Store Clock Pulse (STCP) inputs. State changes are indicated by the falling edge of the Shift Clock Pulse ( $\overline{\text{SHCP}}$ ). In the Shift-right mode, data enters D<sub>0</sub> from the Serial Input (SI) pin and exits from Q<sub>15</sub> via the Serial Data Output

#### 16-Bit Shift Register (Serial-In/Serial-Parallel Out)

7	ГҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (Total)
74	4F675		

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to +70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F675N	
Plastic SO	N74F675D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54F/74F (U.L.) High/Low	LOAD VALUE High/Low
SI	Serial Data Input	1.0/1.0	20μA/0.6mA
CS	Chip Select Input (Active LOW)	1.0/1.0	20μA/0.6mA
SHCP	Shift Clock Pulse Input (Active Falling Edge)	1.0/1.0	20μA/0.6mA
STCP	Store Clock Pulse Input (Active Rising Edge)	1.0/1.0	20μA/0.6mA
R/W	Read/Write Input	1.0/1.0	20μA/0.6mA
so	Serial Data Output	50/33	1.0mA/20mA
Q <sub>0</sub> -Q <sub>15</sub>	Parallel Data Outputs	50/33	1.0mA/20mA

NOTE


One (1.0) FAST unit load is defined as:  $20\mu$ A in the HIGH state and 0.6mA in the LOW state.

(SO) pin. In the Parallel Load mode, data from the storage register outputs enter the shift register and serial shifting is inhibited. The storage register is in the Hold mode when either  $\overline{OS}$  or  $R/\overline{W}$  is HIGH. With  $\overline{OS}$  and  $R/\overline{W}$  both LOW, the storage register is parallel loaded from the shift register on the rising edge of STCP.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



#### Preview

To prevent false clocking of the shift register, SHCP should be in the LOW state during a LOW-to-HIGH transition of  $\overline{CS}$ . To prevent false clocking of the storage reg-

ister, STCP should be LOW during a HIGHto-LOW transition of  $\overline{CS}$  if  $R/\overline{W}$  is LOW, and should also be LOW during a HIGH-to-LOW transition of  $R/\overline{W}$  if  $\overline{CS}$  is LOW.

## SHIFT REGISTER OPERATIONS TABLE

(	ONTR	OL INP	OPERATING	
CS	R/W	SHCP	STCP	MODE
Н	Х	Х	Х	Hold
L	L	Į.	Х	Sihft Right
L	Н	1	L	Shift Right
L	н	ļ	H	Parallel Load; No Shifting

## STORAGE REGISTER OPERATIONS TABLE

	INPUT	rs	ODEDATING MODE			
cs	R/W	STCP	OPERATING MODE			
Н	Х	Х	Hold			
L	Н	Х	Hold			
L	L	1	Parallel Load			


H = HIGH voltage level L = LOW voltage level

XX = Don't care

t = LOW-to-HIGH clock transition

= HIGH-to-LOW clock transition

#### **FUNCTIONAL BLOCK DIAGRAM**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
I <sub>IN</sub>	Input current	-30 to +5	- 30 to + 5	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
I <sub>OUT</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### FAST 54/74F675

#### Preview

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER				54/74F	2	UNIT
	FANAMETER		Min	Nom	Max	UNII
.,	Supply voltage Mil Com'l	Mil	4.5	5.0	5.5	V
V <sub>cc</sub>		Com'l	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage		2.0			٧
V <sub>IL</sub>	LOW-level input voltage				0.8	V
I <sub>IK</sub>	Input clamp current				- 18	mA
loh	HIGH-level output current				-1	mA
l <sub>OL</sub>	LOW-level output current				20	mA
+	0	Mil	- 55		125	°C
TA	Operating free-air temperature	Com'l	0		70	°C

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER	TEST CONDITIONS <sup>1</sup>	TEST CONDITIONS <sup>1</sup>			54/74F675			
	TANAMETEN	TEST CONDITIONS		Min	Typ <sup>2</sup>	Max	UNIT		
V	HIGH-level output voltage	$V_{CC} = MIN, V_{II} = MAX, I_{OH} = MAX,$	Mil	2.5	3.4		٧		
V <sub>OH</sub>		V <sub>IH</sub> = MIN	Com'l	2.7	3.4		V		
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$			0.35	0.5	٧		
VIK	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{1K}$			-0.73	-1.2	٧		
l <sub>1</sub>	Input current at maximum input voltage	$V_{CC} = MAX, V_I = 7.0V$			5	100	μА		
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_I = 2.7V$			1	20	μА		
IIL	$I_{IL}$ LOW-level input current $V_{CC} = MAX, V_I = 0.5V$			-0.4	-0.6	mA			
los	I <sub>OS</sub> Short-circuit output current <sup>3</sup> V <sub>CC</sub> = MAX		-60	-80	-150	mA			
Icc	Supply current (total)	V <sub>CC</sub> = MAX				160	mA		

#### NOTES

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

## AC CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

PARAMETER		TEST CONDITIONS	$\begin{array}{c} 54/74F \\ \hline T_A = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_L = 50pF \\ R_L = 500\Omega \end{array}$		Mil C <sub>L</sub> = 50pF C		$74F$ $T_A, V_{CC}$ $Com'l$ $C_L = 50pF$ $R_L = 500\Omega$		TINU	
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	100	140						MHz
t <sub>PLH</sub>	Propagation delay STCP to Q <sub>n</sub>	Waveform 1	7.5 9.5	13 16	18 22					ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SHCP to SO	Waveform 1	4.5 5.0	8.0 9.0	11 12.5					ns

NOTE

Subtract 0.2ns from minimum values for SO package.


<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

#### **AC SETUP REQUIREMENTS**

				54/74F	:	54	4F	74	4F	
PARAMETER		TEST CONDITIONS	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$			$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Com'I $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW $\overline{\text{CS}}$ or $\text{R/}\overline{\text{W}}$ to STCP	Waveform 2	7.0 7.0							ns
t <sub>h</sub> (H)	Hold time, HIGH or LOW CS or R/W to STCP	Waveform 2	0							ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW SI to SHCP	Waveform 2	3.0 3.0							ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW SI to SHCP	Waveform 2	0							ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW R/W or CS to SHCP	Waveform 2	5.0 5.0							ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW R/W or CS to SHCP	Waveform 2	0 0							ns
t <sub>W</sub> (H) t <sub>W</sub> (L)	SHCP pulse width, HIGH or LOW	Waveform 1	4.0 5.0							ns
t <sub>W</sub> (H) t <sub>W</sub> (L)	STCP pulse width, HIGH or LOW	Waveform 1	5.0 10							ns

#### **AC WAVEFORMS**




5

#### Preview

#### **TEST CIRCUITS AND WAVEFORMS**


#### TEST CIRCUIT FOR TOTEM POLE OUTPUTS



#### DEFINITIONS

 $\rm R_L = Load$  resistor to GND; see AC CHARACTERISTICS for value.  $\rm C_L = Load$  capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T = Termination$  resistance should be equal to  $Z_{OUT}$  of pulse generators.



		INPUT PULS	E REQUIREMEN	ITS	
FAMILY	Amplitude	Rep. Rate	Pulse Width	<sup>†</sup> TLH	†THL
54/74F	3.0V	1MHz	500ns	2.5ns	2.5ns

# 5

#### SHIFT REGISTER

#### Preview

- 16-bit parallel-to-serial conversion
- 16-bit serial-in, serial-out
- Chip Select control
- Power supply current 48mA typical
- Shift frequency 110MHz typical

#### DESCRIPTION

The 'F676 contains 16 flip-flops with provision for synchronous parallel or serial entry and serial output. When the Mode (M) input is HIGH, information present on the parallel data ( $P_0-P_{15}$ ) inputs is entered on the falling edge of the Clock Pulse ( $\overline{CP}$ ) input signal. When M is LOW, data is shifted out of the most significant bit position while information present on the Serial (SI) input shifts into the least significant bit position. A HIGH signal on the Chip Select ( $\overline{CS}$ ) input prevents both parallel and serial operations.

The 16-bit shift register operates in one of three modes, as indicated in the Shift Register Operations Table.

HOLD — a HIGH signal on the Chip Select (CS) input prevents clocking, and data is stored in the 16 registers.

Shift/Serial Load — data present on the SI pin shifts into the register on the falling edge of  $\overline{CP}$ . Data enters the  $Q_0$  position and shifts toward  $Q_{15}$  on successive clocks, finally appearing on the SO pin.

#### 'F676 - 16-Bit Shift Register

TYPE	TYPICAL, f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
74F676	110MHz	48mA

#### **ORDERING CODE**

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F676N	
Plastic SO	N74F676D	
Ceramic DIP		
Ceramic LLCC		

#### NOTE:

SO package is surface-mounted micro-miniature DIP available 1984. LLCC is 20-pin surface-mounted leadless chip carrier.

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
CS	Chip Select Input (Active LOW)	1.0/1.0	20μA/0.6mA
SI	SI Serial Data Input		20μA/0.6mA
М	Mode Select Input	1.0/1.0	20μA/0.6mA
D <sub>0</sub> -D <sub>15</sub>	Parallel Data Inputs	1.0/1.0	20μA/0.6mA
ĈP	Clock Pulse Input (Active Falling Edge)	1.0/1.0	20μA/0.6mA
SO	Serial Data Output	50/33	1mA/20mA


NOT

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


Parallel Load — data present on  $P_0$ - $P_{15}$  are entered into the register on the falling edge of  $\overline{CP}$ . The SO output represents the  $Q_{15}$  register output.

To prevent false clocking,  $\overline{CP}$  must be LOW during a LOW-to-HIGH transition of  $\overline{CS}$ .


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



#### SHIFT REGISTER

#### Preview

#### **FUNCTION TABLE**

	CONTROL INPUT	•	OPERATING MODE
CS	. М	СP	
Н	Х	Х	Hold
L	L	1	Shift/Serial Load
L	н	. 4	Parallel Load


H = HIGH voltage level

L = LOW voltage level

X = Don't care

1 = HIGH-to-LOW clock transition

#### LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT
V <sub>cc</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V
I <sub>IN</sub>	Input current	-30 to +5	- 30 to + 5	mA -
V <sub>out</sub>	Voltage applied to output in HIGH output state	- 0.5 to + V <sub>CC</sub>	- 0.5 to + V <sub>CC</sub>	٧
l <sub>out</sub>	Current applied to output in LOW output state	40	40	mA
TA	Operating free-air temperature range	- 55 to + 125	0 to 70	°C

#### **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER			54/74F		UNIT		
	respectible ( left)		r carrier ment		Min	Nom	Max	UNII
V	C., and the same	Mil	4.5	5.0	5.5	V		
V <sub>cc</sub>	Supply voltage	Com'l	4.75	5.0	5.25	. V		
V <sub>IH</sub>	HIGH-level input voltage		2.0			V		
V <sub>IL</sub>	LOW-level input voltage				0.8	٧		
I <sub>IK</sub>	Input clamp current				- 18	mA		
Іон	HIGH-level output current				- 1	mA		
loL	LOW-level output current				20	mA		
_	Operating free air temperature	Mil	- 55		125	°C		
TA	Operating free-air temperature	Com'l	0		70	°C		

#### <u>Preview</u>

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		7507 0011P17101101	54/74F676			l	
PARAMETER		TEST CONDITIONS	TEST CONDITIONS <sup>1</sup>		Typ <sup>2</sup>	Max	UNIT
		$V_{CC} = MIN, V_{II} = MAX, I_{OH} = MAX,$	Mil	2.5	3.4		٧
V <sub>OH</sub> HIGH-level output voltage	V <sub>IH</sub> = MIN	Com'l	2.7	3.4		٧	
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{O}$		0.35	0.5	٧	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$		- 0.73	- 1.2	٧	
I <sub>1</sub>	Input current at maximum input voltage	$V_{CC} = MAX, V_I = 7.0V$			5	100	μΑ
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$			1	20	μΑ
IIL	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$		1	- 0.4	- 0.6	mA
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		- 60	- 80	- 150	mA
Icc	Supply current (total)	V <sub>CC</sub> = MAX			48	72	mA

#### NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$  °C.

3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

#### AC ELECTRICAL CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

PARAMETER		TEST CONDITIONS			54F  T <sub>A</sub> , V <sub>CC</sub> Mil  C <sub>L</sub> = 50pF  R <sub>1</sub> = 500Ω		74F  T <sub>A</sub> , V <sub>CC</sub> Com'l  C <sub>L</sub> = 50pF R <sub>1</sub> = 500Ω		UNIT	
			Min	Typ	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	100	110				90		MHz
t <sub>PLH</sub>	Propagation delay, $\overline{CP}$ to SO	Waveform 1	4.5 5.0	9.0 9.0	11 12.5			4.5 5.0	12 13.5	ns

этси

Subtract 0.2ns from minimum values for SO package.



## FAST 54/74F676


## SHIFT REGISTER

## Preview


#### **AC SETUP REQUIREMENTS**

PARAMETER				54/74F		54	1F	74	1F	
		TEST CONDITIONS	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$			$T_A$ , $V_{CC}$ Mil $C_L = 50pF$ $R_L = 500\Omega$		$T_A$ , $V_{CC}$ Com'l $C_L = 50pF$ $R_L = 500\Omega$		UNIT
		·	Min	Тур	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)		Waveform 2	4.0 4.0					,	4.0 4.0	ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW SI to $\overline{\text{CP}}$	Waveform 2	4.0 4.0						4.0 4.0	ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW D <sub>n</sub> to CP	Waveform 2	3.0 3.0						3.0 3.0	ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW D <sub>n</sub> to CP	Waveform 2	4.0 4.0						4.0 4.0	ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, HIGH or LOW M to CP	Waveform 2	4.0 6.5						4.5 7.5	ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW M to CP	Waveform 2	0 2.0						0 2.0	ns
t <sub>s</sub> (L)	Setup time, LOW CS to CP	Waveform 2	10.0						10.0	ns
t <sub>h</sub> (H)	Hold time, HIGH CS to CP	Waveform 2	10.0						10.0	ns
	CP pulse width HIGH or LOW	Waveform 2	4.0 6.0						4.0 6.0	ns

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



- High impedance NPN base input for reduced loading (20μA with HIGH and LOW states)
- Multiplexed 3-state I/O ports ORDERING CODE
- Built-in lookahead carry capability
- Count frequency 100MHz typical
- Supply current 80mA typical

## 8-Bit Bidirectional Binary Counter (3-State)

TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (Total)
74F779	100MHz	70mA

PACKAGES	COMMERCIAL RANGES V <sub>CC</sub> = 5V ± 5%; T <sub>A</sub> = 0°C to + 70°C	MILITARY RANGES  V <sub>CC</sub> = 5V ± 10%; T <sub>A</sub> = -55°C to + 125°C
Plastic DIP	N74F779N	
Plastic SO	N74F779D	
Ceramic DIP		
Ceramic LLCC		

NOTE

SO package is surface-mounted micro-miniature DIP available 1984.

LLCC is 20-pin surface-mounted leadless chip carrier.

#### DESCRIPTION


The 'F779 is a fully synchronous 8-stage up/down counter with multiplexed 3-state I/O ports for bus-oriented applications. All control functions (hold, count up, count down, synchronous load) are controlled by two mode pins  $(S_0, S_1)$ . The device also features carry lookahead for easy cascading. All state changes are initiated by the rising edge of the clock.

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54/74F (U.L.) High/Low	LOAD VALUE High/Low
1/0 <sub>0</sub> -1/0 <sub>7</sub>	Data Inputs	1.0/0.033	20μΑ/20μΑ
1/00-1/07	Data Outputs	150/33	3mA/20mA
S <sub>0</sub> , S <sub>1</sub>	Select Inputs	1.0/0.033	20μΑ/20μΑ
ŌĒ	Output Enable Input (Active LOW)	1.0/0.033	20μΑ/20μΑ
CET	Count Enable Trickle Input (Active LOW)	1.0/0.033	20μΑ/20μΑ
CP	Clock Pulse Input (Active Rising Edge)	1.0/0.033	20μΑ/20μΑ
TC	Terminal Count Output (Active LOW)	150/33	3mA/20mA

One (1.0) FAST unit load is defined as: 20µA in the HIGH state and 0.6mA in the LOW state.


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



#### 8-BIT COUNTER FAST 54/74F779

#### Preview

#### **FUNCTION TABLE**


S1	S0	CET	ŌĒ	CP	
Х	х	х	Н	×	I/Oa to I/Oh in HIGH Z
Х	Х	X	L	X	Flip-flop outputs appear on I/O lines
L	L	Х	Х		Parallel load all flip-flops
(not	LL)	Н	X		Hold (TC held HIGH)
Н	Н	X	X		Hold
Н	L	L	Х		Count up
L	Н	L	X		Count down

H = HIGH voltage level L = LOW voltage level

X = Don't Care

not LL means S0 and S1 should never both be LOW level at the same time.

#### LOGIC DIAGRAM



## ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	54F	74F	UNIT	
V <sub>CC</sub>	Supply voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	٧	
V <sub>IN</sub>	Input voltage	- 0.5 to + 7.0	- 0.5 to + 7.0	V	
I <sub>IN</sub>	Input current	- 30 to +5	- 30 to +5	mA	
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	- 0.5 to + 5.5	- 0.5 to + 5.5	V	
lout	Current applied to output in LOW output state	40	40	mA	
T <sub>A</sub>	Operating free-air temperature range	- 55 to + 125	0 to 70	°C	

#### FAST 54/74F779 8-BIT COUNTER

#### Preview

#### RECOMMENDED OPERATING CONDITIONS

	PARAMETER			54/74F			
			Min	Nom	Max	UNIT	
V <sub>cc</sub>	Supply voltage	Mil	4.5	5.0	5.5	٧	
V CC		Com'l	4.75	5.0	5.25	٧.	
V <sub>IH</sub>	HIGH-level input voltage		2.0			V	
V <sub>IL</sub>	LOW-level input voltage				0.8	٧	
I <sub>IK</sub>	Input clamp current				- 18	mA	
I <sub>OH</sub>	HIGH-level output current				- 3	mA	
I <sub>OL</sub>	LOW-level output current				20	.mA	
т.	Operating free air temperature	Mil	- 55		125	°C	
TA	Operating free-air temperature	Com'l	0		70	°C	

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

DADAMETED			ST CONDITIONS <sup>1</sup>			54/74F779		T
	PARAMETER	l E	TEST CONDITIONS			Typ <sup>2</sup> Ma	Max	UNIT
	LICH lovel output voltage	\/	AAV I MAAV	Mil	2.4			٧
V <sub>OH</sub>	HIGH-level output voltage	$V_{CC} = MIN, V_{IL} = N$	$I_{OH} = MAX$	Com'l	2.7			٧
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub>	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OL} = MAX$			0.35	0.5	٧
V <sub>IK</sub>	Input clamp voltage	٧	$CC = MIN, I_1 = I_{1K}$			- 0.73	- 1.2	٧
l <sub>ozh</sub>	Off-state output current, HIGH-level voltage applied	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_{O} = 2.4V$				2	50	μΑ
I <sub>OZL</sub>	Off-state output current LOW-level voltage applied	$V_{CC} = MAX$ , $V_{IH} = MIN$ , $V_O = 0.5V$				- 2	- 50	μΑ
1,	Input clamp current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V			0.75	1.0	μΑ	
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_i = 2.7V$			10	20	μΑ	
I <sub>IL</sub>	LOW-level input current	V <sub>C</sub>	$V_{CC} = MAX, V_i = 0.5V$			- 0.1	- 20	mA
Ios	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		- 60	- 115	- 150	mA	
			I <sub>CCH</sub> Outputs HIC	ЭH		50	70	mA
$I_{CC}$	Supply current (total)	V <sub>CC</sub> = MAX	I <sub>CCL</sub> Outputs LO	W		80	100	mA
			I <sub>CCZ</sub> Outputs Dis	abled		80	100	mA

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V<sub>CC</sub>=5V, T<sub>A</sub>=25°C.
 Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

AC ELECTRICAL CHARACTERISTICS When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

				54/74F		54	4F	74	IF	
PARAMETER		TEST CONDITIONS	\	$I_A = +25^{\circ}$ $I_{CC} = +5.0$ $I_{CL} = 50$ $I_{L} = 500$	)V =	C <sub>L</sub> =	V <sub>CC</sub> fil 50pF 500Ω	Co C <sub>L</sub> =		UNIT
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	80	100				70		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	CP to I/O <sub>n</sub> CP to I/O <sub>n</sub>	Waveform 1	3.0 4.5					2.5 4.0	·	ns
t <sub>PLH</sub> t <sub>PHL</sub>	CET to TC CP to TC	Waveform 1	6.0 5.0					5.0 4.0		ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time	Waveform 3 Waveform 4	12 12					10 10		ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time	Waveform 3 Waveform 4	12 12					10 10		ns

NOTE

Subtract 0.2ns from minimum values for SO package.


#### **AC SETUP REQUIREMENTS**

				54/74F		5-	4F	74	4F	
P	ARAMETER	TEST CONDITIONS		$I_A = +25^{\circ}$ $I_{CC} = +5.0$ $I_{CL} = 50$ $I_{CL} = 5000$	OV =	C <sub>L</sub> =	V <sub>CC</sub> (ii) 50pF 500Ω	Co C <sub>L</sub> =	V <sub>CC</sub> m'l 50pF 500Ω	UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Data to CP Data to CP	Waveform 2	5.0 5.0					5.0 5.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Data to CP Data to CP	Waveform 2	0					0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	OE to CP OE to CP	Waveform 2	12 12					12 12		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	OE to CP OE to CP	Waveform 2	0					0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	CET to CP CET to CP	Waveform 2	10 10					10 10		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	CET to CP CET to CP	Waveform 2	0					0		ns
t <sub>w</sub> (H)	Clock pulse width	Waveform 1	5					6		ns


#### 8-BIT COUNTER

#### Preview

#### **AC WAVEFORMS**



#### **TEST CIRCUITS AND WAVEFORMS**



# Section 6 FAST Application Notes



## K

#### **ABSTRACT**

The development of commercially available oxide-isolated TTL logic devices has significantly improved the traditional speed/power figures achievable in TTL families. One of these oxide-isolated families, FAST<sup>(1)</sup>, has become a broad-based product line offering performance characteristics ideal for many microprocessor systems. The small geometries associated with oxide-isolation are making complex functions possible with very high-speed and low-power characteristics.

#### HIGH-SPEED TTL LOGIC

The basic circuitry used for TTL Logic has evolved over a period of 15 years and arrived at a set of designs that are optimized for the junction-isolated processing technology currently in use. These circuits have produced two separate families—one driven to high-speed and the other to low power. While the subject of this paper is primarily concerned with the high-speed segment of the TTL marketplace, many of the remarks apply equally to the low-power segment as well.

With today's circuitry the speed of the devices are fixed primarily by the node capacitance of the device junctions. Taking a simplistic view of the matter, the speed of the device is tied to junction capacitance by the rule of RC time constants. This allows the speed of a function to be changed by varying the resistor sizes-the smaller the resistor, the faster the device. Of course there are practical limits to how small the resistors may be made without introducing other, more serious problems. Using the smallest practical resistor size creates a family which is basically the current Schottky family of high-speed logic.

Reducing the resistor sizes to increase speed also increases the power dissipation. Any Schottky logic device consumes about nine times more power than the equivalent device in low-power Schottky. Trying to run faster than this dissipates much, much more power and introduces other, very undesirable phenomenon. Short-circuit protection, for instance, is fixed by the size of the output resistor. Input loading is also a function of resistor size-as resistors get very small, the input LOW requirements get large, which introduces other problems into the circuit. By placing the resistor sizes where they are, the family achieves the highest practical speed—even so, problems such as I<sub>CC</sub> spiking become large and require extensive capacitive decoupling on the board.

Traditional Schottky TTL also suffers from low input breakdown voltages—on the order of 5.5-6.5V. This low value occurs because the input of the device is connected to the base of the input transistor and the user sees the normal base emitter breakdown voltage. This requires that the user guard against positive overshoots in excess of the supply voltage. It also requires that unused inputs be tied to V<sub>CC</sub> through pull-up resistors rather than connected directly to the supply.

All of these disadvantages are not lost on the marketplace. In fact, Schottky TTL has tended to be a fairly narrow product line with only about one third of the types that exist in the Low-Power Schottky family. One of the reasons for this is that the high power dissipation limits the complexity of the available types. But the primary reason is the power itself. With a nine to one penalty paid for the high speed of Schottky (over Low-Power Schottky), users have been reluctant to use Schottky anywhere but in the most critical circuit paths.

#### OXIDE ISOLATION

For some time it has been clear to both manufacturers and users that a processing breakthrough was needed if the traditional speed-power curves of LS/S were ever to be changed. That breakthrough occurred with the advent of oxide isolation. In this process, transistors and other active devices are isolated from each other, not by a reverse biased junction, but by an actual channel of oxide. This dramatically reduces the size of the devices which in turn reduces their associated capacitances.

Reducing the capacitances has a direct effect on the speed/power product of the family. Because the capacitances of oxideisolated devices are far less than corresponding Schottky capacitances, the resistors may be made larger and still produce RC time constants smaller than those of Schottky. As the resistors become larger, the power dissipation is decreased, I<sub>CC</sub> spiking is reduced, input current is lowered, and a whole new family is created. In addition, the combination of smaller geometries and lower power allows much more complex devices to be fabricated with commercially-acceptable yields, and hence market prices. Thus, the resulting logic devices offer speed in excess of that from current Schottky devices, much lower power, and the promise of higher complexity due to smaller geometries and relaxed power constraints.

## FAST — ADVANCED SCHOTTKY TTL

One such implementation of an oxide-isolated TTL familiy is FAST, a family optimized for high speed with moderate power consumption (see Figure 1). In this family, the resistor sizes have been increased by about a factor of four, while the speed has been increased by about 30% over Schottky. This seeming contradiction has been brought about by a tremendous decrease in junction capacitance (see Table 1) which has allowed the resistor sizes to be increased. As a result, FAST devices in general require four times less power than their Schottky equivalents. In fact, the user pays only a two-to-one power penalty for the ultra-high speed of FAST relative to low-power Schottky. The basic parameters of the family comparing FAST, S, and LS are shown in Table 2.

Table 1. Process Comparison

	FP4 ORIGINAL S & LS	HS-I NEW S & LS	HS-II FAST TTL
Size of Min. Trans	37×51μ	$28 \times 40 \mu$	$17 \times 35 \mu$
Area	1887μ <sup>2</sup>	1120μ <sup>2</sup>	505μ <sup>2</sup>
F <sub>T</sub>	4GHz	5GHz	7GHz
Line Resolution	3 microns	3 microns	2 microns
Normalized Capacitance Collector — Base Base — Emitter Collector — Substrate Metal — Substrate	x2 x4 x6 x10	- - - -	x1 x1 x1 x1

<sup>(1)</sup>FAST is a trademark of Fairchild Camera and Instrument Corporation.




Figure 1. Oxide Isolation Brings on New, Smaller Geometrics

Table 2. Family Comparison

	FAST 74F00	74800	74LS00
PD (mW/gate)	32.5mW	130mW	15.0mW
t <sub>PHL</sub>	3.6ns	5.0ns	15ns
t <sub>PLH</sub>	3.9ns	4.5ns	15ns

NOTE

Propagation delays are all shown at  $V_{CC}$  = +5.0V,  $T_A$  = 25°C and  $C_L$  = 15pF for comparison purposes. FAST is normally guaranteed from 4.75V-5.25V, 0°-70°C, and  $C_L$  = 50pF.




Figure 2. The Basic Fast Gate

The basic FAST gate schematic is shown in Figure 2. It will be seen that the threshold of the device is basically set by two VBEs, or about 1.6V at room temperature. This is considerably better than Schottky, with a threshold of about 1.3V, or Low Power Schottky with its even lower threshold of 0.95V. Thus the FAST circuitry presents the user with about 0.6V more noise immunity than LS. See Figure 3.

The squaring circuit made up of Q4 in the emitter circuit of the phase splitter Q2 is used to pull charge from the base of Q3 during a LOW to HIGH transition. Q4 is turned ON faster than output transistor Q3 can be turned OFF-it pulls the base of Q3 about 100mV below the turn-on point and serves to pull charge from the base of Q3 to speed the transition. A similar function, though basically an AC phenomenon is provided by the "Miller-Killer" circuitry made up of Q7 and diodes D4-D6. Again during the LOW to HIGH transition, stored charge on D4 (acting here as a capacitor) provides a sharp pull-down on the base of Q3. This occurs for a very brief period, a couple of nanoseconds, but serves to kill the I<sub>CC</sub> spike that would normally appear here. For instance at 0°C, the spike with the "Miller-Killer" in place is only 1.1mA peak - without the "Miller-Killer" the peak I<sub>CC</sub> reaches 3.3mA, three times larger. During the HIGH to LOW transition, a kicker diode, D3, uses charge stored in the external load capacitance to drive through Q2 into the base of Q3 and turn ON the Q3 output transistor faster. All of these circuits are aimed at increasing the speed of the transitions without unduly increasing the  $I_{CC}$  spiking phenomenon.

Both the inputs and outputs of the FAST devices are clamped to prevent negative overshoots from damaging the part. In addition, the diode input structure offers an inherently high breakdown voltage, 15V-20V, as opposed to typically 6V for normal Schottky inputs.

The larger resistors and multiple stages of gain in the FAST circuits allow much smaller input currents. In fact, the basic FAST input requires only 0.6mA max, which is about three times less than the standard Schottky input. When this is combined with the 20mA sink capability of the output stage, an effective family fanout of 33 is achieved. The low input currents also allow low-power Schottky outputs to drive over 10 FAST inputs to the commercial specs. This is a vast improvement over the LS-S fanout interface which is limited by the 2mA Schottky input currents to an effective fanout of only 4 (see




Figure 3. Higher Threshold Levels for Improved Noise Immunity

PARAMETER	FAST	<u> </u>	LS_
Input HIGH Current, I <sub>IH</sub>	<b>20</b> μ <b>A</b>	50μ <b>Α</b>	<b>20</b> μ <b>A</b>
Input HIGH Current, I	100µA@7V	1mA@5.5V	100μA@10V
Input LOW Current, IIL	0.6mA	2mA	0.4mA

Figure 4. Reduced Input Currents

PARAMI	ETER	FAST	<u> </u>	<u>LS</u>
OUTPUT SOURCE	CURRENT, IOH	1 mA	1 mA	0.4 mA
OUTPUT SINK CUI	RRENT, IOL	20 mA	20 mA	8 mA
(BUFFER) IOL		(64 mA)	(64 mA)	(24 mA)
OUTPUT SHORT C	IRCUIT, Ios			
STANDARD	MAX	150 mA	100 mA	100 mA
STARDARD	MIN	60 mA	40 mA	20 mA
BUFFERS	MAX	225 mA	225 mA	100 mA
	MIN	100 mA	50 mA	30 mA

Figure 5. Output Drive Capability

Figures 4 and 5). Certain FAST part types are now available with NPN base input structures which reduce input LOW current requirements by a factor of 30—from a 0.6mA family standard to  $20\mu$ A. Thus, fanout can be increased by a factor of 30 in certain applications.

The three stages of gain provide another advantage—high isolation between outputs and inputs. In the past, some of the early LS flip-flops coupled negative spikes on the outputs back to the inputs and could latch into the wrong state. The high isolation provided by the extra stage of gain eliminates this problem.

The original TTL specifications were driven by a combination of the user's

needs and the availability of test equipment. This led to a situation where DC specifications were guaranteed over the combination of worst case supply voltage and temperature, but the AC propagation delays were only guaranteed at a nominal supply voltage and at room temperature. As a result, users were forced to derate the AC performance of the parts to guarantee operation under real-life conditions. Furthermore, AC performance was normally only specified with a load of 15pF, which is unrealistic for many applications.

As test equipment has become more sophisticated, manufacturers now have the ability to guarantee devices for AC performance over the same ranges as the DC

parameters—namely across the supply range and temperature range simultaneously. In addition, the load capacitance for these tests has been increased to a more realistic 50pF. This has resulted in reduced special testing by customers and manufactures alike (see Figure 6).

#### USING FAST WITH MICRO-PROCESSOR SYSTEMS

FAST has already become a wide product line consisting of over 120 circuit types.

SSI	18 TYPES
MSI	67 TYPES
OCTALS	22 TYPES
ERROR COR/DET	9TYPES
MEMORIES AND	4 TYPES
MEM-CONTROL	

The same features that make FAST attractive to the general marketplace are particularly interesting to designers of microprocessor based systems. Over 60% of the FAST types planned for the Signetics FAST product line are aimed at these types of systems. They are characterized by the heavy use of octals and specialized memory control and error detecting and correcting functions. We will now explore some of the devices planned for this family.

In the category of octals, all of the popular 74F240, F241, F244, and F245 buffers and transceivers are available. In addition, some of the newer types such as the 74F620 through the 'F623 offer transceiver functions with slightly different control signals that are more closely suited to the control signals present in most microprocessor systems.

Seventeen octal latches are also planned for the family. These include the popular 74F373, 'F374, 'F533, and 'F534. However additional functions with other capabilities are also being added to the family. The 'F604-'F605 are classified here as octals, although they actually contain sixteen latches-the outputs of those latches are multiplexed to eight outputs. These are ideal for applications such as storing memory addresses which are then multiplexed into separate row and column addresses for dynamic memories. Another use would be for interfacing sixteen-bit processors to eight-bit memories or peripherals. The 'F646, 'F647, 'F648, and F649 are dual 8-bit latches with bidirectional inputs and outputs that are ideal for transferring data from one bus to a second, asynchronous bus. Because all of the control signals for each set of latches are




Figure 6. Prop. Delay Increase with Load Cap.

brought out, there is a great deal of versatility built into the devices. Bidirectional data transfers, such as in DMA applications, are very straightforward. In this

## Table 3. Octal Buffers and Transceivers

'F240	Octal Buffer/Line Driver—
r	Inverting, 3-State Outputs
'F241	Octal Buffer/Line Driver—
1	Non-Inverting, 3-State Outputs
'F244	Octal Buffer/Line Driver—
	Non-Inverting, 3-State Outputs
'F245	Octal Transceiver—Non-
	Inverting, 3-State Outputs
'F545	Octal Transceiver—Non-
1	Inverting, 3-State Outputs
'F588	Octal Transceiver—Non-Invert-
]	ing, IEEE-488, 3-State Outputs
'F620	Octal Transceiver—Inverting,
ł	3-State Outputs
'F621	Octal Transceiver—Non-Invert-
l l	ing, Open-Collector Outputs
'F622	Octal Transceiver—Inverting,
l	Open-Collector Outputs
'F623	Octal Transceiver—Non-
1	Inverting, 3-State Outputs
'F655	Octal Buffer/Line Drivers with
	Parity Generator/Checker—
l	Inverting, 3-State Outputs
'F656	Octal Buffer/Line Drivers with
İ	Parity Generator/Checker—
	Non-Inverting, 3-State Outputs
'F657	Octal Transceiver with Parity
	Generator/Checker—Non-
}	Inverting, 3-State Outputs

application, the devices can actually do double duty because they can also latch data from one bus and at a later time place it back on that same bus. This means that DMA controllers used for transfers from one bus to another can also funciton as temporary latches for DMA-driven block moves within the address space on each bus independently of the other.

The growing recognition of the need for error detection and correction in microprocessor systems has resulted in both totally new circuits being added to the FAST family, as well as functions popular in LS and S being duplicated in FAST, but with added performance. For instance, the popular 'F280 also appears in FAST as the 'F280A. This part features a high-impedance NPN transistor input structure and high-speed interior, which results in typical propagation delays of 9ns, making it twice as fast as the older Schottky equivalent. Additionally, the input LOW current is only 20µA, which makes it possible to achieve improved fanout.

To carry the use of parity one step further, a set of three octals incorporating parity generator/checkers in the same package have been added to the family. These duplicate the familiar 'F540 and 'F541 buffers and the 'F245 transceiver, but the use of a 24-pin, 300-mil-wide DIP package allows the equivalent of the 'F280A to be included with the octal function. This provides the user with automatic parity checking without increasing his package

Table 4. Octal Latches

'F273	Octal D Flip-Flops-TTL Outputs
'F373	Octal Transparent Latch—
	3-State Outputs
'F374	Octal D Flip-Flops-3-State
	Outputs
'F377	Octal D Flip-Flops w/Clock
	Enable—TTL Outputs
'F533	Octal Transparent Latch—
	Inverting 3-State Outputs
'F534	Octal D Flip-Flops—Inverting
	3-State Outputs
'F604	Octal 2-Input Multiplexed
	Latch—High Speed, 3-State
	Outputs
'F605	Octal 2-Input Multiplexed
	Latch—High Speed, Open
	Collector Outputs
'F646	Octal Bus Transceivers and
	Registers—3-State, Non-
	Inverting Outputs
'F647	Octal Bus Transceivers and
	Registers—Open Collector,
	Non-Inverting Outputs
'F648	Octal Bus Transceivers and
	Registers—3-State, Inverting
	Outputs
'F649	Octal Bus Transceivers and
	Registers—Open Collector,
	Inverting Outputs

count and makes parity checking at the subsystem level both practical and inexpensive.

For those systems requiring error correction as well as detection, several circuits are planned. The 'F630 and 'F631 are 16-bit EDACs capable of detecting and correcting single-bit errors and detecting two-bit errors. This is an example of the importance of using high-speed bipolar support circuits in conjunction with relatively slow MOS memories. Any delay in this circuit can introduce a WAIT state to the processor, because the entire operation should be transparent to the processor and must occur in the normal memory access. The 'F630 and 'F418 devices are 16and 32-bit Error Detection and Correction Circuits (EDACs). They generate 6-bit ('F630) and 7-bit ('F418) check words from 16- or 32-bit words. Each check word is stored along with a corresponding data word during the memory WRITE cycle. During the memory READ cycle, the 22or 39-bit word retrieved from the memory is analyzed and all single-bit errors are flagged and corrected, and all dual-bit errors are flagged (but not corrected). In addition, the gross-error condition (all 1's or 0's) is detected.






Figure 7. Error Detection and Correction (Write Cycle)




Figure 8. Error Detection and Correction (Read Cycle)




Figure 9. Error Detection and Correction (Error Correction Mode)

## Table 5. Error Detection/ Correction Functions

	'F280A	9-Bit Parity Generator/Checker
	'F655	Octal Buffer/Line Drivers with
	i	Parity Generator/Checker—
į		Inverting 3-State Outputs
į	'F656	Octal Buffer/Line Drivers with
ļ		Parity Generator/Checker—
		Non-Inverting 3-State Outputs
	'F657	Octal Transceiver with Parity
į		Generator/Checker—Non-
Į		Inverting 3-State Outputs
	'F630	16-Bit Error Detection and
		Correction Circuit—3-State
ı		Outputs
	'F631	16-Bit Error Detection and
		Correction Circuit—Open
į		Collector Outputs
ļ	'F401	CRC Generator/Checker
	'F402	Expandable CRC Generator/
		Checker
į	'F418	32-Bit Error Detection and
		Correction Circuit—3-State
		Outputs

Many of the larger microprocessor systems are now beginning to use dual-port memory as a vehicle for passing data and parameter blocks between two or more processors. Although the arbitration circuitry for this operation is fairly straightforward when static memories are used, it becomes very involved with dynamic memories because of the attendant problems of dynamic memory refresh. As a result, dual-port memory tends to be implemented with static RAMs, which are comparatively expensive and only available in smaller sizes.

The 'LS764 from Signetics is not a member of the FAST family, but has speed that approaches FAST performance and provides a combination of dynamic memory refresh and the dual-port bus arbitration circuitry in a single 40-pin package. All of the handshaking signals are provided so that any microprocessor may be used in conjunction with dynamic RAMs up to 256K. In effect, there are actually three inputs to the controller-the first and highest priority is the refresh counter. The other two are the memory request lines from the processors. Memory grant signals are returned to the processors and may be used to select address buffers so that the multiplexing of addresses between the two processors is done by the 3-state octals directly. Multiplexing of the address lines into row and column addresses is done internally within the controller. As a result, a complete 256K-byte dual-port memory can be implemented

## **APP NOTE 201**

#### **USING FAST LOGIC FUNCTIONS IN MICROPROCESSOR SYSTEMS**

with only the controller and eight RAM chips. The maximum size of the memory that can be driven by one controller is set by the maximum output capacitance that can be safely driven by any output—256pF. The input capacitance of 256K NMOS DRAM is on the order of 8pF. This brings the effective fanout of the control-

ler to 32 and the maximum memory size to 1M byte.

#### SUMMARY

The FAST family of oxide-isolated TTL has addressed the problems of interfacing high-performance microprocessors to the rest of the system. The family has been

optimized for octal functions that combine simple buffer and transceivers with other, more complex functions such as error detection and correction, specialized memory control circuits, and dual-bus data transfer functions.

## 6

#### INTRODUCTION

FAST[1] Advanced Schottky TTL is a second generation Schottky logic family that utilizes advanced oxide-isolation techniques to increase the speed and decrease the power dissipation beyond the levels achievable with conventional junction-isolated families. The improved performance of the family is exhibited in two ways - first, the speed and power characteristics of the devices are improved, and second, the conditions under which speed and power are specified are much tighter. For instance, LS and STTL families offer AC limits only at a nominal +5.00V VCC supply voltage and at room temperature, 25° C. By contrast, FAST guarantees improved AC performance and specifies that performance over a supply variation of +5.00V ±5% and at temperatures from 0° to 70°C. Thus the designer no longer needs to derate his propagation delays from the data sheet limits to compensate for speed degradation over the temperature range.

With every advance of this magnitude, there arise new considerations that must be kept in mind both by the system designer and the user setting up test procedures. FAST is no exception, and it is these considerations that will be addressed in this application note. This paper represents an attempt to describe the way the FAST logic parts are specified, why they are specid in the way they are, and how the parts may be tested in the qualification lab and at incoming inspection to verify their performance.

## THE FAST DATA SHEET PHILOSOPHY

Signetics FAST data sheets have been configured with an eye to quick useability . . . they are self contained and should require no reference to other sections for information. The typical propagation delays listed at the top of the page are the average between tPLH and tPHL for the most significant data path through the part. In the case of clocked products, this is sometimes the max frequency of operation, but in any event this number is a 5.00V - 25°C typical specification. The ICC typical current shown in that same specification block is the average current (in the case of a gate, this will be the average of the ICCH and I<sub>CCL</sub> currents) at room temperature and  $V_{CC} = 5.00V$ . It represents the total current

 $\lceil 1 \rceil$  FAST is a trademark of Fairchild Camera and Instrument Corporation.

through the package, not the current through individual functions.

Other considerations are the FANOUT AND LOADING TABLES. Some manufacturers relate these numbers in terms of 7400 gate loads . . . Signetics feels that FAST is unlikely to be mixed with other logic families and so gives the loading factors in terms of FAST unit loads. A FAST unit load is defined to be 0.6 mA in the LOW state and 20 uA in the HIGH state. Thus in the case of the 74F00 gate. the inputs are specified as 1 Ful (FAST unit load) each . . . the outputs need a little explanation. The standard FAST output is specified with an IOL sink current of 20 mA and an IOH of -1.0 mA. Thus the fanout of this gate in the LOW state is 20 mA/0.6 mA or 33 FAST unit loads. In the HIGH state the fanout is 1  $mA/20 \mu A$  or 50 FAST unit loads. In each case, the Fanout and Loading Table on the Signetics data sheets states the HIGH/LOW fanout numbers . . . thus the 74F00 output fanout is specified as 50/33

## ABSOLUTE MAXIMUM RATINGS

The ABSOLUTE MAXIMUM RATINGS TABLE carries the maximum limits to which the part can be subjected without damaging it . . . there is no implication that the part will function at these extreme conditions. Thus, specifications such as the most negative voltage that may be applied to the outputs only guarantees that if less than -0.5V is applied to the output pin, after that voltage is removed the part will still be functional and its useful life will not have been shortened - it is difficult to imagine the meaning of the term "functionality" WHILE that voltage is applied to the output.

Input voltage and output voltage specs in this table reflect the device breakdown voltages in the positive direction (+7.0V) and the effect of the clamping diodes in the negative direction (-0.5V).

## RECOMMENDED OPERATING CONDITIONS

The RECOMMENDED OPERATING CONDITIONS TABLE has a dual-purpose. In one sense, it sets some environmental conditions (operating free-air temperature), and in another, it sets the conditions under which the limits set forth in the DC ELECTRICAL CHARACTERISTICS TABLE and AC

ELECTRICAL CHARACTERISTICS TABLE will be met. Another way of looking at this table is to think of it, not as a set of limits guaranteed by Signetics, but as the conditions Signetics uses to test the parts and guarantee that they will then meet the limits set forth in the DC and AC ELECTRICAL CHARACTERISTICS TABLES.

Some care must be used in interpreting the numbers in this table. Signetics feels strongly that the specifications set forth in a data sheet should reflect as accurately as possible the operation of the part in an actual system. In particular, the input threshold values of VIH and VIL can be tested by the user with parametric test equipment . . . if VIH and VIII are applied to the inputs, the outputs will be at the voltages guaranteed by the DC Electrical Characteristics Table. There is a tendency on the part of some users to use VIH and VIL as conditions applied to the inputs to test the part for functionality in a "truth-table exerciser" mode. This frequently causes problems because of the noise present at the test head of automated test equipment. Parametric tests, such as those used for the output levels under the ViH and Vii conditions are done fairly slowly, on the order of milliseconds, and any noise present at the inputs has settled out before the outputs are measured. But in functionality testing, the outputs are examined much faster, before the noise on the inputs has settled out and the part has assumed its final and correct output state. Thus ViH and VIL should never be used in testing the functionality of any TTL part including FAST. For these types of tests input voltages of +4.5V and 0.0V should be used for the HIGH and LOW states respectively.

In no way does this imply that the devices are noise sensitive in the final system. The use of "hard" HIGHs and LOWs during functional testing is done primarily to reduce the effects of the large amounts of noise typically present at the test heads of automated test equipment with cables that may at times, reach several feet. The situation in a system on a PC board is less severe than in a noisy production environment.

## DC ELECTRICAL CHARACTERISTICS

This table reflects the DC limits used by Signetics during its testing operations and conducted under the conditions set forth under the RECOMMENDED

# App Note 202

## TESTING AND SPECIFYING FAST LOGIC

OPERATING CONDITIONS TABLE. Voh, for example, is guaranteed to be no less than 2.7V when tested with V<sub>CC</sub> = +4.75V,  $V_{IH} = 2.0V$ ,  $V_{IL} = 0.8V$ , across the temperature range from 0° to 70° C, and with an output current of  $I_{OH} = -1.0 \text{ mA}$ . In this table, one sees the heritage of the original junction-isolated Schottky family . . .  $V_{OL} = 0.5V$  at  $I_{OL} = 20$  mA. This gives the user a guaranteed worst-case LOW state noise immunity of 0.3V. In the HIGH state the noise immunity is 0.7V worst case. Although at first glance it would seem one-sided to have greater noise immunity in the HIGH state than in the LOW, this is a useful state of affairs. Because the impedance of an output in the HIGH state is generally much higher than in the LOW state, more noise immunity in the HIGH state is needed. This is because the noise source couples noise onto the output connection of the device - that output tries to pull the noise source down by sinking the energy to ground or to Vcc depending on the state. The ability of the output to do that is determined by its output impedance. The lower half of the output stage is a very low impedance transistor which can effectively pull the noise source down. Because of the higher impedance of the upper stage of the output, it is not as effective in shunting the noise energy to Vcc. so that an extra 0.4V of noise immunity in the HIGH state compensates for the higher impedance. The result is a nice balance of sink and drive current capabilities with the optimum amount of noise immunity in both states.

II, the maximum input current at maximum input voltage, is a measure of the input leakage current at the guaranteed minimum input breakdown voltage of 7.0V. Although some users consider this to be a test of the input breakdown itself, that voltage is typically over 15V. At room temperature, this leakage current should be less than  $10~\mu\text{A}$ .

Short-Circuit Output Current is a parameter that has appeared on digital data sheets since the inception of integrated circuit logic devices, but the meaning and implications of that spec have totally changed. Originally I<sub>OS</sub> was an attempt to reassure the user that if a stray oscilloscope probe accidentally shorted an output to ground the device would not be damaged. In this manner, an extremely long time was associated with the I<sub>OS</sub> test. However, thermally induced malfunctions could occur after several seconds of sustained test.

Over a period of time, los became a measure of the ability of an output to charge line capacitance. Assume a device is driving a long line and is in the LOW state. When the output is switched HIGH, the rise time of the output waveform is limited by the rate at which the line capacitance can be charged to its new state of VOH. At the instant that the output switches, the line capacitance looks like a short to ground. los is the current demanded by the capacitive load as the voltage begins to rise and the demand decreases. We now reach the critical point in our discussion. The full value of los need only be supplied for a few hundred microseconds at most, even with 1.0 µFd of line capacitance tied to the output, a load that is unrealistically high by several orders of magnitude.

The effect of a large los surge through the relatively small transistors that make up the upper part of the output stage is not serious, AS LONG AS THAT CUR-RENT IS LIMITED TO A SHORT DURATION. If the hard short is allowed to remain, the full los current will flow through that output state and may cause functional failure or damage to the structure. A test induced failure may occur if the los test time is excessive. As long as the los condition is very brief, typically 50 ms or less with ATE equipment, the local heating does not reach the point where damage or functional failures might occur. As we have already seen, this is considerably longer than the time of the effective current surge that must be supplied by the device in the case of charging line capacitance. The Signetics data sheet limits for los reflect the conditions that the part will see in the system - full los spikes for extremely short periods of time. Problems could occur if slow test equipment or test methods ground an output for too long a time causing functional failure or damage.

#### **AC TESTING**

FAST data sheets carry several types of AC information. The AC CHARACTERISTICS TABLE contains the guaranteed limits when tested under the conditions set forth under the AC TEST CIRCUITS AND WAVEFORMS. In some cases, the test conditions are further defined by the AC SETUP CONDITIONS—this is generally the case with counters and flip-flops where setup and hold times are involved. All of the AC Characteristics are guaranteed with 50 pF load capacitances. One of the sets of limits is spec'd

at 25°C and +5.00V Vcc - these relate closely to the standard Schottky specs which are under similar conditions but use only 15 pF load capacitances. While these numbers are convenient for comparing the two families, keep in mind that using full 50 pF loads with the Schottky devices would add several nanoseconds to their propagation delays. These numbers are ideal for checking out test jigs and correlating data since they do not involve temperature or supply voltage spreads. For system design, full specifications are included that include temperature and supply voltage variations - in one case the military ranges and in the other, the commercial ranges.

#### **AC TEST JIGS AND SETUPS**

Each FAST data sheet spells out the test circuit used to check AC performance, the waveforms, meaurement points, rep rate, test loads, etc. But these are only the quantifiable variables involved in this testing. There is another more complex side to the issue — test jigs and equipment setups.

To get an appreciation for the problems involved in testing FAST, consider these facts. The output rise and fall times on FAST outputs are very sharp. Translating these edge rates into the effective sine wave equivalents generates frequencies on the order of several hundred MHz. At these frequencies, attention to RF phenomena is required.

Because of these RF frequencies, it is necessary to have an AC test jig that has minimal modifying effect on the input and output waveforms. To do this the jig must be constructed properly. The following items are key in dealing with AC jig construction.

#### **DECOUPLING CAPACITORS**

Signetics uses high quality capacitors that have good RF qualities to decouple the power supply lines on the test jig, right at the Vcc pin to the ground plane. Three capacitors with absolute minimum lead length are used. These are one each, 1  $\mu$ Fd dipped tantalum, 0.1  $\mu$ Fd dipped tantalum or ceramic, and .002  $\mu$ Fd ceramic.

#### **GROUNDING**

One of the biggest contributors to waveform degradation is improper grounding. In reference to the test jig, the grounding is best done with a large ground plane that is directly connected to the ground pin of the test socket. The Signetics AC test jig is constructed out of solid copper and provides an excellent ground to the pin and prevents ground loops, which are problems on most jigs constructed out of PC board material. The metal surface of the Signetics jig also provides a very low inductance, low resistance ground path. In this type of construction, the stray ground currents are negligible and the part is provided with a very "clean" environment.

#### WIRING

The next concern is getting the input signal to the part and the output signal to the measurement system. The main requirement at this point is to keep the wires to the socket as short as possible, thereby reducing inductance and reflections. At the same time the wires should be close to the ground plane to maintain a somewhat constant impedance over the entire length. Wire should be 18 gauge to minimize inductance and to facilitate jig construction. The length of wire on each pin should be identical to provide uniform jig delay.

#### JIG DELAY

One factor that must be considered when taking measurements on the jig is the delay introduced by the jig itself. This delay will now be described. The stimulus (generator) is monitored by a probe at the point where the signal enters the jig. At the time the signal enters the jig, the signal is also traveling up the probe. It takes a finite amount of time to travel from the connector of the jig to the pin of the device. That time cannot be considered in the propagation delay of the device and must therefore be subtracted. For reference, this time is known as tin delay. This time, tin delay, has also elapsed for the probe, so the measurement system sees this signal, tin delay, before the part does. On the output, a similar situation occurs. The probe on the connector of the jig sees the signal from the output only after it has traveled from the pin to the jig connector. This is known as tout delay. Because the measurement system sees this signal after the tout delay, this too must be subtracted. Consequently, if both delay times are summed, a jig delay factor can be obtained. The jig delay times are not insignificant when compared to extremely low propagation delays obtainable with FAST. Signetics jigs demonstrate typical jig delay times on the order of 0.5–0.75ns, which cannot be ignored. The exact jig delay time is determined by the size of the universal jig that is being used. It is also important to know that the frequency response of the jig must be high to prevent the delay factor from varying with the edge rates. The frequency response of the jig indicates how constant the impedance remains over frequency. The characteristic impedance of a transmission line is expressed as . . .

$$Z_0 = \frac{V}{I} = \sqrt{\frac{L_0}{C_0}}$$

where  $L_0$  is the inductance per unit length,  $C_0$  is the capacitance per unit length,  $Z_0$  is in Ohms,  $L_0$  in Henrys, and  $C_0$  in Farads. Propagation velocity and its inverse, delay per unit length  $\delta$ , are also expressed in  $L_0$  and  $C_0$  ...

$$V = \frac{1}{\sqrt{L_0 \ C_0}} \qquad \delta = \sqrt{L_0 \ C_0}$$

where  $\delta$  is expressed in nanoseconds,  $L_0$  is in microhenrys per unit length, and  $C_0$  in microfarads per unit length. From this, it is clear that if the  $Z_0$  changes over frequency, then the delay per unit length


will vary as well. Therefore, it is imperative to know how the jig responds over frequency.


Frequency response also depends on the phase as well as the magnitude of the impedance. If the phase changes so does the delay, since delay is the derivative of phase change with frequency. An S-parameter analysis is needed in evaluating jig performance.

# UNIVERSAL JIG CONSTRUCTION

Jig universality is with respect to chip pin count and as such, separate universal test jigs are built for 14, 16, 20, 24 and 28 pin parts.

Signetics FAST bench test jigs are fabricated from 3 inch metal caps. A Textool ZIF socket is mounted in the top center of the jig and connected to BNC connectors spaced equidistantly around the wall of the jig with 18 gauge wire. An S-parameter analysis was performed in a network analyzer to optimize the jig layout. This assured that the jig had a flat frequency response over the spectrum of interest for FAST product. See Figures 1, 2 and 3 for the jig and load response over frequency. The jig itself is





### TESTING AND SPECIFYING FAST LOGIC

pictured in Figures 4 - 5 and the load in Figures 6 - 8. The equipment used to analyze the jigs and loads was: HP8505A Network Analyzer, HP8503A S-Parameter Test Set, HP8501A Storage Normalizer. In some measurements the equipment was driven by an HP9845B desk-top computer.

Jigs produced in this way should have minimal lead length to reduce the characteristic inductance. This in turn minimizes reflections with their accompanying waveform distortions and measurement inaccuracies.

# AC TEST LOADS FOR THE SIGNETICS UNIVERSAL JIG

As stated previously, the Network Analyzer was also used to design and optimize AC test loads to be used with the universal jig. FAST product loads require  $50 \, \text{pF}$  load capacitance and  $500 \, \Omega$  resistance to ground.


Signetics meets the 50 pF requirement through the use of a 45 pF load, 4 pF jig capacitance, and 3 pF probe capacitance. The result, 52 pF, is slightly more stringent than required.


A few words about load capacitors are in order. All capacitors have an associated inductance. Due to this inductance, a capacitor will form a series resonant circuit at some frequency. For single 50 pF capacitors, this typically occurs between 200 and 600 MHz depending on the type of capacitor. Above this resonant frequency, the capacitor has inductive characteristics and does not present a capacitive load. This is very important with FAST because harmonics due to the sharp edge transition rates occur at 600 MHz and above.

The Signetics FAST loads solve this problem by reducing the load capacitor lead inductance by paralleling three 15 pF chip capacitors. The resulting load is 45 pF. At the same time, since smaller value caps are used to build up the capacitive load, the associated series resonant point is above 1.2 GHz.

The load resistors are 1/8 watt selected 510 ohm  $\pm 10$  ohm resistors.

The entire load assembly is constructed inside two standard BNC connectors, the UG-88/u and the UG-1094/u. Slots are machined in the UG-1094/u connectors to allow placement and soldering of the three chip capacitors and the 510 ohm resistor. In the case of tri-state load,








two 510 ohm resistors are used. Signetics uses BNC connectors with Teflon insulation. Teflon insulation facilitates load construction over other forms of hard plastic insulators found in some connectors. The second resistor is connected to a banana jack which is fastened to the load assembly. The load circuit is detailed on the FAST data sheets for tri-state parts.


#### CORRELATION

While numerous ATE systems are available, and are very efficient, it is imperative that the ATE correlate to a user's bench setup. Since the Signetics FAST parts are all characterized on the setup described in this note, it is just as important that the user bench jigs meet the same performance criteria. Without similar jigs, it will be very difficult to correlate AC data.










WHEN THE LOAD IS ASSEMBLED, IT CAN BE MOVED FROM JIG CONNECTOR TO CONNECTOR AND PROVIDES A CONVENIENT WAY OF MONITORING OTHER PATHS THROUGH THE TEST DEVICE. THE RESISTOR AND CAPACITORS ARE MECHANICALLY PROTECTED INSIDE THE CONNECTOR.

Figure 8.


#### INTRODUCTION

As shown in Figure 1, multi-port memories can be accessed by more than one processor; hence, the devices are often referred to as shared memories. Memory elements within a multi-port array can be "random access" (RAM), "read only" (ROM), or some combination of the two. Multi-port memories are frequently interfaced to microprocessors, DMA controllers, I/O processors, state machines, and similar control-type devices. The most common configuration is the dual-port memory with two processors sharing the same array.



Applications for multi-port memories range from simple message passing between processors in a loosely-coupled environment to multiple processors executing from a common program memory in tightly-coupled systems. In some applications it is desirable to have part of the memory addressable from some ports and not from others.

One of the more common shared-memory applications involves CRT controllers. The display memory must be accessed by the controller to refresh the display and by the microprocessor to update and manipulate data on the screen. Another frequent use is in microprocessor development systems where a host processor development systems where a host processor downloads programs into a dual-port emulation memory and, from there, it is executed by the emulation processor. Other applications include data buffering for mass storage, hard copy output, and a variety of communication devices.



# COMPONENTS OF A MULTI-PORT MEMORY

Major components of the multi-port memory are the memory array, the arbitration logic, and the processor bus-interface logic. Figure 2 shows these components and their relationships in simplified form. The remainder of this document describes each of these components and their interface requirements in an applications environment.

#### Memory

Memory elements used in the multi-port array can be RAM, ROM, PROM, EPROM, etc. To avoid wasting processor time, the access time of these devices must meet the speed requirements of the fastest processor being used. In computing access time for the memory array, the designer must consider all additional delays of buffering the multi-port bus and other logic.

Static RAMs are generally preferred over dynamic RAMs for multi-port memories because the latter devices require refresh circuitry which effectively adds another port to the array. These additional circuits increase the complexity of system timing and may actually decrease maximum throughput rates. In certain applications, such as display memories, the CRT controller may refresh the memory in the normal course of updating the display, thus requiring no extra port; however, this is not the case for most applications.

Since most multi-port memories are small, the increased cost and reduced density of static RAMs are usually not prohibitive.


#### **Arbitration Logic**


The arbitration logic is the traffic controller for the multi-port memory system. The arbiter circuits determine which processor should have access to the memory at any given time and initiates the necessary control to see that everything happens in the proper sequence. There are many different arbitration techniques and the one chosen should meet the needs of the particular application. In general, the arbitration logic divides multi-port memory systems into two major classes—"Delayed Access" and "Transparent." Both classes are described in subsequent paragraphs.

#### **Processor Bus Interfaces**

Before discussing delayed access and transparent systems, the user should be familiar with conventional methods for interfacing the address, data, and control busses of the processor to the memory array. Two commonly used methods are shown in Figures 3 and 4. In Figure 3, three-state buffers are used for the interface. Unidirectional devices are used for the address and control buffers, whereas, a bidirectional buffer is required for the data bus when read/write (RAM) memory is used. The SEL A and SEL B control signals are used to select the appropriate set of buffers;







the control signals are mutually exclusive. The configuration shown in Figure 3 has the advantage of PCB layout simplicity but it has the disadvantage of being somewhat sensitive to timing relationships. Care must be taken to avoid bus conflicts caused by two or more buffers trying to drive the bus, resulting in large current spikes. Glitches will occur if one buffer begins to turn on before another completely turns off.


In Figure 4 multiplexers are used to perform the interface functions. This technique eliminates the possibility of conflicts on the address and control busses. The technique has the added advantages of being faster, requiring a smaller package, and using less power. The disadvantages are less drive capabilities and layout complexities.


# DELAYED ACCESS MULTI-PORT MEMORIES

In a true delayed access system, each processor is aware that the memory is being shared, that is, when one processor is addressing the memory, all other processors wishing access must wait their turn. This is the most common form of arbitration and the easiest type to implement, especially when using memory arrays with more than two ports. Several methods have evolved for implementing the delayed access type of arbitration; typical examples of such arbitration logic are shown in Figure 5 through 8.


The master/slave arbitration technique is shown in Figure 5. Here, processor A, the master, controls access to the memory; slave processors B and C must always wait for the master to grant permission of access. If the slave processors simultaneously request access, the master makes a decision on the basis of priority. The priority of the slave processors can be a programmed function or determined by hard-wired logic—see Figure 6. A simple two-wire REQUEST/GRANT handshake permits an easy interface to slave processors B and C. Using processor B as an example, the operating sequence can be summarized as follows:

- Slave processor B requests memory access by setting REQUEST B output line true.
- Master processor A responds by connecting busses of processor B to the memory and setting GRANT B output line true.
- Slave processor B accesses memory; when access is completed, the processor sets REQUEST B output line false.
- Master processor A terminates operating cycle by setting GRANT B output line false.









Arbitration logic similar to that shown in Figure 6 is frequently used to interface two or more processors to a multi-port memory. The simple handshake interface can be used with any processor and the system is easily expandable. As structured, processor A has the highest priority and is denied access only when the memory is being used by another processor. Processor B has second highest priority and is denied access only when the REQUEST A line is active or when the memory is being used by processor C. Processor C has the lowest priority and is denied access if either the REQUEST A line or the REQUEST B line is active. Functionally, the REQUEST/GRANT handshake interface is identical to that shown previously for the master/slave arbiter. (Note: To prevent race conditions and/or unstable inputs to the D flipflops, all REQUEST outputs must be synchronized to the arbitration clock.)

Figure 7 shows how two 8085-based systems can utilize a multi-port memory. Instead of a handshake interface, the arbitration logic uses a READY input to suspend processor operation until the memory can be accessed. If the memory is idle, access is immediate; if the memory is not idle, the processor wishing access must, during the memory cycle, execute wait states (basically NOPs) until the memory is free. In the configuration shown, processor A is given priority over processor B in the event of a simultaneous request for memory access. Either processor can retain access as long as the read and/or write operation is contiguous. Since the timing in this system is processor dependent, the design can be somewhat difficult. The timing diagram in Figure 7 shows idealized waveforms and an access transition from processor A to processor B; the timing sequence is summarized below.

- The MEMory SELect (MEMSEL) generated by the address decoding circuits of each processor is sampled on the falling edge of the Address Latch Enable (ALE) signal to determine if a memory access cycle is in progress. Since both processors have requested access, REQUEST A and REQUEST B lines are set true.
- Because Processor A has priority, the arbitration logic sets SEL A true and sets READY B false on the falling edge of the system clock. With SEL A true, processor A is connected to the memory and completes the specified operation while processor B executes NOPs in the wait state.
- When processor A finishes the memory operation and no longer requests access, MEMSEL A is false when sampled; thus, the REQUEST A line is set to the false state. With REQUEST A false and

REQUEST B true, the arbitration logic releases processor B from the wait state by setting READY B true and connects the appropriate busses by setting SEL B true.

 After access is completed by both processors, SEL A and SEL B are set to the false state and the multi-port memory returns to the idle state.

For applications where timing is not super critical, any one of the preceding arbitration techniques can be used with good success. Figure 8 shows a type of arbitration control logic to avoid. The asynchronous arbitration logic shown here can be detrimental to proper operation of the system. A simultaneous request by both processors may cause unstable states, ringing, and/or oscillation, resulting in lost or incorrect data. Whenever possible, arbitration logic and memory access requests from the processor should be synchronized to a system clock.




Figure 8. Asynchronous, Non-Clocked Arbitration Logic

# TRANSPARENT MULTI-PORT MEMORIES

Transparent memory systems are generally used where timing is a critical factor and memory-access delays cannot be tolerated. In a transparent system, each processor accesses the shared memory as if it were the only user; there is no handshaking, wait states, or other functions that delay access and subsequently degrade system performance. Generally speaking, a transparent system is more difficult to design and somewhat more expensive to implement than the delayed-access type.

One of the more common ways of implementing a transparent multi-port memory system is shown in Figure 9. Here, the memory access time of the two processors is interleaved by the use of a two-phase clock. Each processor accesses memory on opposite phases of the clock signal. During one phase of the clock,





Figure 9. Using a Two-Phase Clock to Achieve Transparency

one of the processors-for instance, processor A-performs internal operations; during this same time interval, processor B accesses memory and performs I/O operations. On the next clock phase, the functions of the two processors are interchanged. By operating the two processors 180° out of phase, complete transparency is achieved. It should be noted that the configuration shown in Figure 9 can only be used with processors that can use two-phase clocks-6800, 6802, 6809, 6502, and like devices. The designer should also be aware that the generation of phased clock signals and, at the same time, meeting other timing parameters of the system can be difficult. This is especially true if overlapping phases or stretching of the clock pulses are required.

Figure 10 shows how a high-speed transparent interface can be achieved between a dualport memory and two processors operating asynchronously. In this configuration, the read and write cycles are initiated by the processors but actually performed by the timing generator. The timing generator makes memory available to each processor on alternate memory cycles by switching the input multiplexer at the beginning of each read or write operation. The input latches then freeze the state of the address, data, and control busses and temporarily connect the busses to the high-speed memory. If a write cycle is in progress, as determined by the states of CS and WR, the timing generator strobes the data into the specified address. If a read cycle is in progress, data is read from the specified address and strobed into the output latch for access by the processor.



# App Note 204

In Figure 10, the memory access time for each processor appears to be 200 nanoseconds but the actual access rate is 65 nanoseconds; thus, the FAST logic family from Signetics is used to meet these high-speed requirements. As shown in the accompanying timing diagram, each processor memory cycle— $TAC_A$  and  $TAC_B$ —is sampled at the beginning of alternate cycles of the dual-port memory. To ensure that one cycle of the dualport memory occurs during the memory cycle of each processor, the cycle time of the memory device must exceed the memory cycle time of the fastest processor by a factor of three. In the case cited, a dual-port memory cycle of 65 nanoseconds is necessary to provide each processor with an apparent memory access time of 200 nanoseconds.

#### SUMMARY

Many of the applications and concepts provided in this document were direct contributions or heavily influenced by entries in the Signetics' Interface Circuit Design contest. Our special thanks to those individuals whose entries are referenced in whole or in part.

Karta S. Khalsa Gregory D. Harris David McCraken Daniel Smolenski Daniel Appleman Thomas E. Brown Phillip B Hunter

Ram N. Sahni D. David Walker Barbara A. Clauson Charles M. Lewis David Pearson E. K. Sledge Jeff Slama David M. Skerkoski Tom Dahlin

In the current marketplace, the use of shared memories, with both delayed-access and transparent type interfaces, is growing. The development of the FAST logic family is only one of many ways Signetics can satisfy your applications needs in this growing market. Whether your requirements are simple, complex, or radical in nature, Signetics can provide silicon solutions-be it logic, memory, gate arrays, or other. For further documentation and/or applications assistance, call or write to your nearest Signetics Sales and Service Office-there is one near you.



# **NOTES**

# Section 7 Surface Mounted Devices

# **SMD PACKAGE INFORMATION**

#### INTRODUCTION

A Surface-Mounted Device (SMD) is an electronic device which, due to advances in packaging technology, is mounted on the surface of a circuit board instead of being inserted through plated-through holes drilled in the surface. SMDs are soldered directly to bonding pads on the board. In some cases, e.g., leadless chip carriers, they must be socketed.

Throughout the years there have been rapid advances in IC design and manufacturing resulting in faster, more dense, and more reliable die. IC packaging and PC board assembly technology has finally caught up, offering much smaller packages which reduce signal paths, resulting in lower capacitance and impedance.


Surface-mounted PC boards are more dense and more reliable than their predecessors. Further, the automated assembly processes reduce process time, improve yields, and reduce board rework. These benefits add up to a better product at a lower price.

#### COMPARISON OF BASIC SMD PACKAGES

NAME	MATERIAL	SHAPE	LOCATION OF LEADS	LEAD* SPACING	LEAD CONFIGURATION	JEDEC REGISTRATION	SIGNETICS AVAILABILITY
Small Outline (SO)	Plastic	Rectangle	2 Sides	0.050 in.	Down and Out	Yes	Yes
Plastic Leaded Chip Carrier (PLCC)	Plastic	Square	4 Sides	0.050 in.	Down and Under/ J-Hook	Yes	Yes
Flatpack	Ceramic	Rectangle	2 Sides	0.050 in.	Straight out	Yes	Yes
Leadless Chip Carrier (Type C)	Ceramic	Square	4 Sides	0.050 in.	None	Yes	Yes

# SO — THE WORLD'S SMALLEST PLASTIC DIP

As you can see below, there is very little difference between the assembly SO and a DIP. The major difference is that the SO is much smaller and has a different lead bend. Both DIPs and SO packages use the same materials and assembly technology.



#### THERMAL CHARACTERISTICS

#### Junction Temperature (T<sub>J</sub>)

Actual junction temperature can be calculated using the following:

$$T_J = (P_D \times R_{\theta, i, \Delta}) + T_A$$

where:

 $T_J$  = Actual Junction Temperature  $P_D$  = Power Dissipation ( $V_{CC}$  Max) × ( $I_{CC}$  Max) a Thermal Resistance Junction to Ambient

#### Example:

A device is operated at  $+55\,^{\circ}\text{C}$  with a power dissipation of 145 mW and a  $R_{\theta \text{JA}}$  of 100 °C/W.

$$T_J = (0.145 \times 100) + 55$$
  
 $T_J = (15) + 55$   
 $T_J = 70$  °C

#### Power Dissipation (Pp)

The maximum power consumption an integrated circuit can tolerate at a given operating ambient temperature can be found from the equation:

$$\mathsf{P}_\mathsf{D}(\mathsf{T}_\mathsf{A}) = \frac{\mathsf{T}_\mathsf{J}(\mathsf{Max}) - \mathsf{T}_\mathsf{A}}{\mathsf{R}_{\theta_\mathsf{J}\mathsf{A}}(\mathsf{Typ})}$$

where:

P<sub>D</sub>(T<sub>A</sub>) = Power dissipation allowable at a given operating ambient temperature. This must be *greater* than the sum of the products of the supply voltages and supply currents at the worst case operating condition.

T<sub>J</sub>(Max) = Maximum operating junction temperature.

T<sub>A</sub> = Maximum desired operating ambient temperature.

 $R_{\theta_{JA}}$  = Typical thermal resistance junction to ambient.

#### Example:

The maximum allowable power dissipation for a 14-pin device mounted on a ceramic substrate with maximum junction temperature  $T_J = 150\,^{\circ}\text{C}$  and maximum temperature  $T_A = 70\,^{\circ}\text{C}$ .

$$P_D(70^\circ) = \frac{150^\circ - 70^\circ}{130^\circ/W}$$

$$P_D(70^\circ) = \frac{80}{130} = 615 \text{ mW}$$

## SMD PACKAGE INFORMATION

#### RELIABILITY

This section summarizes the activities undertaken by Reliability Engineering to evaluate and qualify the SO package. The evaluation demonstrated that the stress performance of the SO package is equivalent to the larger standard molded epoxy dual-in-line package in all aspects, and mounted, the package thermal resistance characteristics are exceptional considering the reduced size and mass of the package.

#### **Evaluation Program**

The evaluation/qualification program conducted in 1979 included three Analog products: LM311 Voltage Comparator,  $\mu$ A747 Dual Op Amp, and NE532 Dual Op Amp.

These devices encompass three wafer fabrication processes and both 8-pin and 14-pin package configurations.

All products were assembled on Alloy 42 lead frames, die attached utilizing conventional gold-silicon eutectic and molded in our standard Morton 410B epoxy Novalac compound. The devices were subjected to a series of accelerated stresses and tested to conventional data sheet parameters. Variables data were taken and drift analysis was performed.

The stress conditions employed were as follows:

- High Temperature Bias Life T<sub>A</sub> = 125°C, V<sub>CC</sub> = ± 15V
- High Temperature Storage Life T<sub>A</sub> = 150 °C
- Temperature/Humidity Bias Life  $T_A = 85$  °C, RH = 85%,  $V_{CC} = \pm 15$ V
- Temperature/Humidity/Pressure (Pressure Cooker) T<sub>A</sub> = 121 °C, 15 PSIG 100%, Sat. Steam

Thermal Shock (Liquid-to-Liquid)
 - 65°C to 150°C

#### **Program Results**

The small dimensions of the SO package raised questions on its reliability, particularly in high humidity environments. The test results, however, compare favorably to the standard dual-in-line product. Our corporate requirements for product qualification were met or exceeded. The detailed results are presented in the Reliability Evaluation Results table.

SO packaging materials are being improved. As qualification evaluations are completed, results will be made available through the SURE III program.

#### **RELIABILITY EVALUATION RESULTS**

RELIABILITY ENGINEERING PROJECT ID	SIGNETICS PRODUCT TYPE	STRESS	STRESS CONDITIONS	STRESS DURATION	CUMULATIVE RESULT	ANALYSIS
		HTOL	125°C	2,000 hrs	1/49	1 @ 168 hrs: ball bond to trace short
	LM311	HTSL	150°C	2,000 hrs	0/50	
79070	(14-Lead "SO")	Bias/ temperature/ humidity	85°C @ 85% RH V <sub>CC</sub> = 5.5V	2,000 hrs	2/50	2 @ 2,000 hrs: internal metal corrosion
		Pressure pot	121°C 14 PSIG	432 hrs	2/51	1 @ 192 hrs: output leakage = 68 nA 1 @ 432 hrs: output leakage = 100 nA Both internal metal corrosion
		Thermal shock	-65°C to +150°C	1,000 ~	0/45	
		HTOL	125°C to ± 15V	2,000 hrs	2/50	1 @ 168 hrs: $\rm V_{OS} = 10$ mV, $\rm V_{OS} = 7.4$ mV @ 2K hrs 1 @ 1,500 hrs: $\rm V_{OS} = -80$ mV, $\rm I_{B} = 8~\mu A$ Suspect static damage
	μΑ747	HTSL	150°C	2,000 hrs	0/50	
790708	(14-Lead "SO")	Bias/ temperature/ humidity	85°C @ 85% RH V <sub>CC</sub> = 5.5V	2,000 hrs	1/50	V <sub>OS</sub> rejects @ 500 hrs ( – 80 mV) Suspect static damage
		Pressure pot	121 °C 15 PSIG	312 hrs	3/50	3 V <sub>OS</sub> rejects @ 312 hrs (~8 mV)
	,	Thermal shock	-65°C to +150°C	1,000 ~	1/48	V <sub>OS</sub> rejects @ 700~ (- 170 mV, I <sub>B</sub> = 14 µA) Suspect static damage
		HTOL	150°C	2,000 hrs	0/45	To 500 hrs, 0/18 from 500 to 2,000 hrs (due to capacity limitations)
		HTSL	150°C	2,000 hrs	0/46	
795003	NE532 (8-Lead "SO")	Bias/ temperature/ humidity	85°C @ 85% RH	2,000 hrs	2/49	1 @ 1,500, 1 @ 2,000 hrs Both output sink current failures due to corrosion
		Pressure pot	121 °C 15 PSIG	456 hrs	1/43	Output sink current @ 288 hrs
		Thermal shock	- 65°C to + 150°C	1,000~	1/45	V <sub>OS</sub> rejects @ 200~ (15 mV)

#### SO PACKAGE THERMAL DATA

PACKAGE TYPE	PACKAGE MOUNTING	MAX. ALLOWABLE POWER DISSIPATION	MAX. ALLOWABLE POWER DISSIPATION	THERMAL RESISTANCE (θJA°C/Watt)		
IIFE	TECHNIQUE*	(mW) AT 25°C	(mW) AT 70°C	Average	Maximum	
SO-14	PCB	658	421	190	225	
	Ceramic	962	615	130	165	
	Ceramic w/H.S.	1471	941	85	110	
SO-16	PCB	862	551	145	170	
	Ceramic	1250	800	100	125	
	Ceramic w/H.S.	1923	1231	65	85	
SO-16L	PCB	1250	800	100	140	
	Ceramic	1743	1143	70	100	
	Ceramic w/H.S.	2500	1600	50	65	
SO-20	PCB	1471	941	85	115	
	Ceramic	2273	1454	55	85	
	Ceramic w/H.S.	3572	2286	35	55	
SO-24	PCB	1563	1000	80	110	
	Ceramic	2000	1600	50	80	
	Ceramic w/H.S.	4167	2667	30	50	

#### NOTES

- PCB = Printed circuit board
- 2. Ceramic = Alumina substrate
- 3. Ceramic w/H.S. = Alumina substrate with heat sink and/or thermal compound
- \*Air gap between package and surface is 0.006-inch unless thermal compound is used.

### **PACKAGE AVAILABILITY**

	COMMERCIA	MILITARY (CERAMIC) PACKAGES			
Pin Count	SO 0.150 Wide	SOL 0.300 Wide	PLCC	Leadless Chip Carrier	Flatpack
8	Available	_	_		_
14	Available	_	_	_	Available
16	Available	Available	_	_	Available
20	_	Available	_	Available	_
24	_	Available	_	Available	Available
28	_	Available	_	Available	
44	_	_	1984	Available	_
52	_	-	_	Available	Available
68	_		_	Available	Available
84	_	-	_	· —	

# TECHNOLOGIES AVAILABLE IN SIGNETICS SURFACE-MOUNTED PACKAGES

PACKAGE TYPE	PRODUCT TYPES	AVAILABILITY
SO-14	CMOS-4000, TTL-S, TTL-LS, TTL-Std.	Now
SO-14	High-Speed CMOS, TTL-Fast	1984
SO-16	CMOS-4000, TTL-S, TTL-LS, TTL-Std.	Now
SO-16	High-Speed CMOS, TTL-Fast	1984
SO-16L	TTL-S, TTL-LS, TTL-Std.	Now
SO-16L	TTL-Fast	1984
SO-20	TTL-S, TTL-LS	Now
SO-20	TTL-Fast, High-Speed CMOS	1984
SO-24	TTL-Fast, High-Speed CMOS	1984
SO-28	TTL-Fast	1984

7

## **SMD PACKAGE INFORMATION**

# PACKAGE OUTLINE/JEDEC REGISTRATION


The following SO package outlines have been registered with the JC11.3 committee of the Joint Electronic Devices Engineering Council of the Electronics Industry Association:

SO-8 SO-20 SO-14 SO-24 SO-16 SO-28 SO-16L

Outlines and dimensions for each package are shown below:

- A. Dimensions and tolerancing per ANSI Y14.5-1973.
- B. "T" is a reference datum.
- C. "D" and "E" are reference datums and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm (0.006 in.).
- D. The chamfer on the body is used to designate pin 1. The beveled side to the left denotes lead number 1.

- E. "L" is the length of terminal for soldering to a substrate.
- F. Controlling dimension: Millimeter.



#### MILLIMETERS

			S	0						S	OL				
Cb.al	8-P	PIN	14-1	PIN	16-	PIN	16L	PIN	20-	PIN	24-	PIN	28-	PIN	
Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Notes
Α	1.35	1.75	1.35	1.75	1.35	1.75	2.35	2.65	2.35	2.65	2.35	2.65	2.35	2.65	
A <sub>1</sub>	0.10	0.25	0.10	0.25	0.10	0.25	0.10	0.30	0.10	0.30	0.10	0.30	0.10	0.30	
В	0.35	0.49	0.35	0.49	0.35	0.49	0.35	0.49	0.35	0.49	0.35	0.49	0.35	0.49	
С	0.19	0.25	0.19	0.25	0.19	0.25	0.23	0.32	0.23	0.32	0.23	0.32	0.23	0.32	
D	4.80	5.00	8.55	8.75	9.80	10.00	10.1	10.5	12.6	13.0	15.2	15.6	17.7	18.1	С
E	3.80	4.00	3.80	4.00	3.80	4.00	7.4	7.6	7.4	7.6	7.4	7.6	7.4	7.6	С
е	1.27	BSC	1.27	BSC	1.27	BSC	1.27	BSC	1.27	BSC	1.27	BSC	1.27	BSC	
Н	5.80	6.20	5.80	6.20	5.80	6.20	10.00	10.65	10.00	10.65	10.00	10.65	10.00	10.65	
L	0.40	1.27	0.40	1.27	0.40	1.27	0.40	1.27	0.40	1.27	0.40	1.27	0.40	1.27	E
œ	0°	8°	0°	8°	0°	8°	0°	8°	0°	8°	0°	8°	0°	8°	
h	0.25	0.50	0.25	0.50	0.25	0.50	0.25	0.75	0.25	0.75	0.25	0.75	0.25	0.75	D

#### **INCHES**

			so				Ì			S	OL				
Symbol	8-F	IN	14-	PIN	16-	PIN	16L	-PIN	20-	PIN	24-	PIN	28-	PIN	Notes
Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Notes
A	0.053	0.069	0.053	0.069	0.053	0.069	0.093	0.104	0.093	0.104	0.093	0.104	0.093	0.104	
A <sub>1</sub>	0.004	0.010	0.004	0.010	0.004	0.010	0.004	0.012	0.004	0.012	0.004	0.012	0.004	0.012	
B	0.014	0.019	0.014	0.019	0.014	0.019	0.014	0.019	0.014	0.019	0.014	0.019	0.014	0.019	
C	0.007	0.010	0.007	0.010	0.007	0.010	0.009	0.013	0.009	0.013	0.009	0.013	0.009	0.013	
D	0.189	0.197	0.337	0.344	0.386	0.394	0.398	0.413	0.496	0.512	0.598	0.614	0.647	0.713	CC
E	0.150	0.157	0.150	0.157	0.150	0.157	0.2914	0.2992	0.2914	0.2992	0.2914	0.2992	0.2914	0.2992	
e	0.050	BSC	0.050	BSC	0.050	BSC	0.050	BSC	0.050	BSC	0.050	BSC	0.050	BSC	
H	0.228	0.244	0.228	0.244	0.228	0.244	0.394	0.419	0.394	0.419	0.394	0.419	0.394	0.419	
h	0.010	0.02	0.010	0.02	0.010	0.02	0.010	0.30	0.010	0.30	0.010	0.30	0.010	0.30	D
L	0.016	0.050	0.016	0.050	0.016	0.050	0.016	0.050	0.016	0.050	0.016	0.050	0.016	0.050	E
<b>~</b>	0°	8°	0°	8°	0°	8°	0°	8°	0°	8°	0°	8°	0°	8°	

# **NOTES**

Signetics

# **NOTES**

# Section 8 Military Products



## **MILITARY PRODUCTS GUIDE**

#### MILITARY PRODUCTS/ PROCESS LEVELS

The Signetics MIL-M-38510 and MIL-STD-883 Programs are organized to provide a broad selection of processing options, structured around the most commonly requested customer flows. These programs are designed to provide our customers:

- Fully compliant 883/M5004 flows on all products.
- Standard processing flows to help minimize the need for custom specifications.
- Cost savings realized by using standard processing flows in lieu of custom flows.
- Better delivery lead times by minimizing spec negotiation time, plus allow customers to buy products off-the-shelf or in various stages of production rather than waiting for devices started specifically to custom specifications.

The following explains the different processing options available. Special device marking clearly distinguishes the type of screening performed. Refer to Tables 2 and 3.

#### JAN QUALIFIED (JS and JB)

JAN Qualified product is designed to give you the optimum in quality and reliability. The JAN processing level is offered as the result of the government's product standardization programs, and is monitored by the Defense Electronic Supply Center (DESC), through the use of industry-wide procedures and specifications.

JAN Qualified products are manufactured, processed and tested in a government certified facility to Mil-M-38510, and appropriate device slash sheet specifications. Design documentation, lot sampling plans, electrical test data and qualification data for each specific part type has been approved by the Defense Electronic Supply Center (DESC) and products appear on the DESC Qualified Products List (QPL 38510).

Quality conformance inspection testing, per MIL-STD-883, Method 5005, is performed according to Mil-M-38510 as follows:

- Group A; each sublot. (Alternate Group A)
- Group B; one sublot for each package type every week. (Alternate Group B)
- Group C; one sublot for each microcircuit group every 13 weeks.
- Group D; one sublot for each package type every 26 weeks.

Table 1 MILITARY PACKAGE AVAILABILITY

JAN	SIGNETICS MILITARY PACKAGE TYPES									
CASE OUTLINE	CERAMIC									
AND LEAD FINISH	8-PIN	14-PIN	16-PIN	18-PIN	20-PIN	24-PIN				
PB	FE	_	_	_	_	_				
СВ	_	F	l –	<b>-</b>	<b>-</b>	l –				
EB	_	-	F	_	l –	-				
JB	_	l –	_	-	<b>–</b>	F				
DB	_	w	_	_	<b>—</b>	_				
FB	_	-	w	_	_	_				
RB	_	_	_	_	F	_				
VB	_		_	F	_	_				

All products listed are also available in Die form.

Table 2 MILITARY SUMMARY

	JS	JB	RB
	JAN QU	ALIFIED	883B
54	X	Х	Х
54LS	X	x	X
54S	X	x	X
54F	_	_	X
82	_	_	X
8T	_	_	X
93XX	_	x	X
96XX	_	_	Х
Analog	_	x	X
Bipolar Memory		x	X
Microprocessor	_	_	X

NOTE: This category of part conforms to Quality Level B (  $\pi_{\rm Q}$  = 1.0) of MIL-HDBK-217D.

In addition to the common specs used throughout the industry for processing and testing, JAN Qualified products also possess a requirement for a standard marking used throughout the IC industry.

By implementing this government standar-dization program, Signetics complies with the trend of reducing the numerous similar Source Control Drawings (SCD's). This standardized trend results in a single complete and comprehensive specification, a single product flow, and a single administrative effort—for both the aerospace community and for Signetics. Because the list of Signetics' qualified products will change periodically, you may wish to contact your nearest Signetics' Sales Office or refer to the *Products Qualified* under Military Specification from DESC for our current update.

JAN Class S products are quoted on a unit price basis only (similar to present Class B programs). There will be no lot charges for SEM inspection, electrical testing, or Group B or D quality conformance inspection. All additional charges are amortized in the unit price.

Package types currently qualified are:
1) Cerdip—ceramic dual-in-line

2) Cerpac-ceramic flat pack

Government Source Inspection (GSI) is a requirement of the JAN 38510 Class S specification. No alterations to this specification may be instituted. Therefore, the only allowed customer source inspection option is at pre-ship (verification only).

Additional program data options (such as wafer lot acceptance, attributes, Group B, D, and others) are available upon request for a nominal fee.

#### MIL-STD-883, LEVEL B

Processing to this option is ideal when no JAN slash sheets are released on devices required. Product is processed to MIL-STD-883 Method 5004, and is 100% electrically tested to Signetics data sheets.

Quality conformance inspection per MIL-STD-883, Method 5005, Group A, is performed on each sublot. Group A subgroup electrical parameters are those included in the detailed Signetics data book. Contact the factory for parametric subgroup assignments.

Generic quality conformance data per Method 5005, Groups B, C, and D, is generally available on popular device types and packages, but availability is not guaranteed. The factory must be consulted

## **MILITARY PRODUCTS GUIDE**

prior to ordering generic data. When available, generic data is defined as follows:

Group B: Performed once per package type every six weeks of seal.

• Group C: Performed once per microcir-

cuit group every 52 weeks of

 Group D: Performed once per package type every 52 weeks of seal.

Quality conformance endpoint electrical parameters for Groups C and D are the

Group A subgroups 1, 2, and 3.

Copies of generic data, Groups A, B, C, and D, may be ordered by customers at a nominal charge.

NOTE: This category of part conforms of Quality Level B-2 (  $\pi_{\rm Q}\!=\!6.5$ ) of MILHDBK-217D.

Table 3. REQUIREMENTS AND SCREENING FLOWS FOR STANDARD PRODUCTS

	·	-	PR	OCESSING LEVI	ELS
DESCRIPTION OF REQUIREMENTS AND SCREENS	MIL-M-38510 and MIL-STD-883 REQUIREMENTS, METHODS AND TEST CONDITIONS	REQUIRE- MENT	JAN CLASS S	JAN QUALIFIED (B)	883
General Mil-M-38510  1. Pre-Certification  A. Product Assurance Program  B. Manufacturer's  Certification	The Manufacturer shall establish and implement a Products Assurance Program Plan and provide for a manufacturer survey by the qualifying activity.	_	X	×	N/A
2. Certification	Received after manufacturer has completed a successful DESC survey.	_	X	×	N/A
3. Device Qualification	Device qualification shall consist of subjecting the desired device to Groups A, B, C, and D of Method 5005.	-	Х	x	N/A
4. Traceability	Traceability maintained back to wafer production lots.		X	×	×
5. Country of Origin	Devices must be manufactured, assembled, and tested within the U.S. or its territories.	_	X	x	N/A
Screening Per Method 5004 of Mil-Std-883					
6. Non-Destructive Bond Pull	2023	100%	×	N/A	N/A
7. Internal Visual (Precap)	2010, Cond. A or B	100%	Α	В	В
8. Stabilization Bake	1008, Cond. C Min	100%	×	×	×
<ol><li>Temperature Cycling</li></ol>	1010, Cond. C; (10 cycles, -65°C to +150°C)	100%	×	×	×
10. Constant Acceleration	2001 Cond. E; Y1 (30 kg in Y1 Plane)	100%	×	×	×
11. Visual Inspection	There is no test method for this screen; it is intended only for the removal of Catastrophic Failures defined as Missing Leads, Broken Packages or Lids Off.	100%	×	<b>×</b> .	×
<ol> <li>Seal (Hermeticity)</li> <li>A. Fine</li> <li>B. Gross</li> </ol>	1014 Cond. A or B; (5.0 x 10 <sup>-8</sup> CC/Sec) 1014 Cond. C.	100% 100%	×	×	×
13. Marking	Fungus inhibiting ink	100%	X	×	×
14. Particle Impart Noise Test	2020, Cond. A	100%	×	N/A	N/A
15. Radiographic	2012; two views	100%	×	N/A	N/A
16. Interim Electricals (Pre Burn-In)	Per applicable device specification	100%	×	Optional	Optional
17. Burn-In	1015, Cond. as specified (160 hrs. Min at 125°C Min)	100%	240 hrs.	×	×

Table 3. REQUIREMENTS AND SCREENING FLOWS FOR STANDARD PRODUCTS (Continued)

			PR	OCESSING LEV	ELS
DESCRIPTION OF REQUIREMENTS AND SCREENS	MIL-M-38510 and MIL-STD-883 REQUIREMENTS, METHODS AND TEST CONDITIONS	REQUIRE- MENT	JAN CLASS S	JAN QUALIFIED (B)	883
18. Final Electricals	Per applicable device specification	100%	100% Read & Record	Slash Sheet	Data Sheet
a. Static Tests @25°C	Subgroup 1		×	×	×
b. Static Tests @ + 125°C	Subgroup 2		×	×	×
c. Static Tests @ - 55°C	Subgroup 3		×	×	×
d. Dynamic Test @25°C	Subgroup 4 (for Linear Products only)		×	×	×
e. Functional Test @ 25°C	Subgroup 7		. *	×	×
f. Switching Test @ 25°C	Subgroup 9		×	×	×
g. Switching Test @ temperature	Subgroup 10, 11, (as applicable)		×	×	×
19. Percent Defective Allowable (PDA)	A PDA of 10% is a requirement applied against the static tests @25°C (A-1). This is controlled by the slash sheets for JAN products. For RB, 10% is standard.	10%	5%	×	×
20. External Visual	2009	100%	×	×	×
Quality Conform- ance Inspection per Method 5005 of Mil-Std 883	ATTRIBUTE DATA ONLY				
21. Group A	Electrical Tests — Final Electricals (#18 above) repeated on a sample basis (Subgroups 1 through 12 as specified) performed in line with final electricals.	Each sublot	×	×	×
22. Group B	Package functional and constructional related test (package dimensions; resistance to solvents; internal, visual, and mechanical bond strength; and solderability).	Each pkg. type	Each sublot	Each week of seal	Generic
23. Group C	Die related tests (1,000 hour operating life, temperature cycling, and constant acceleration.	Each μcircuit group	N/A	Each 13 weeks of seal	Generic
24. Group D.	Package related tests (physical dimensions, lead fatigue, thermal shock, temperature cycle, moisture resistance, mechanical shock, vibration, variable frequency, constant acceleration, and salt atmosphere).	Each pkg. type	Each 26 weeks of seal	Each 26 weeks of seal	Generic





## **MILITARY PRODUCTS GUIDE**


#### **ORDERING INFORMATION**


The Signetics Military Products are available in a variety of different process levels and several different packages. The correct ordering code or part number for the devices is an alphanumeric sequence as explained below. Not all devices are available in all the packages. The ordering codes on the individual data sheets indicate the present or planned availability of the products. However, availability of specific part numbers can be obtained from your local sales office or franchised distributor.

#### **Ordering Code**









NOTE: 1) and 2) JAN qualified products. 3) and 4) Non-JAN MIL-STD-883 products.

For minimum quantity orders, contact your local Signetics sales representative.

#### PACKAGES AVAILABLE\*

F = Ceramic DIP

I = Ceramic DIP

G = Ceramic Leadless Chip Carrier

W = Ceramic Flatpack

For the latest military product information, please request a Military Products Guide from Publications Services, 408/746-2111.

<sup>\*</sup> See Package Outlines section for more information

# Section 9 Package Outlines

#### INTRODUCTION

The following information applies to all packages unless otherwise specified on individual package outline drawings.

#### General

- Dimensions shown are metric units (millimeters), except those in parentheses which are English units (inches).
- Lead spacing shall be measured within this zone.
  - Shoulder and lead tip dimensions are to centerline of leads.
- 3. Tolerances non-cumulative.
- 3. Tolerance hor-cumulates.
  4. Thermal resistance values are determined by utilizing the linear temperature dependence of the forward voltage drop across the substrate diode in a digital device to monitor the junction temperature rise during known power applications across V<sub>CC</sub> and ground. The values are based upon 120 mils square die for plastic packages and a 90 mils square die in the smallest available cavity for hermetic packages. All units were solder mounted to P.C. boards, with standard stand-off, for measurement.

#### **Plastic Only**

- Lead material: Olin 194 (Copper Alloy) or equivalents, solder dipped.
- 6. Body material: Plastic (Epoxy)
- 7. Round hole in top corner denotes lead
- Body dimensions do not include molding flash.

### **Hermetic Only**

- 9. Lead material
  - a. ASTM alloy F-15 (KOVAR) or equivalent—gold plated, tin plated, or solder dipped.
  - ASTM alloy F-30 (Alloy 42) or equivalent—tin plated, gold plated, or solder dipped.
  - c. ASTM alloy F-15 (KOVAR) or equivalent—gold plated.
- 10. Body Material

equivalent.

- Eyelet, ASTM alloy F-15 or equivalent—gold or tin plated, glass body.
- b. Ceramic with glass seal at leads.
- c. BeO ceramic with glass seals at leads.d. Ceramic with ASTM alloy F-30 or

- 11. Lid Material
  - a. Nickel or tin plated nickel, weld seal.
  - b. Ceramic, glass seal.
  - c. ASTM alloy F-15 or equivalent, gold plated, alloy seal.
  - d. BeO ceramic with glass seal.
- 12. Signetics symbol, angle cut, or lead tab denotes Lead No. 1.
- Recommended minimum offset before lead bend.
- 14. Maximum glass climb 0.010 inches.
- 15. Maximum glass cimb or lid skew is 0.010 inches
- 16. Typical four places.
- 17. Dimension also applied to seating plane.



PLASTIC PACKAGES						
NO. OF LEADS	PACKAGE CODE	θ <sub>ja</sub> /θ <sub>jc</sub> (°C/W)²	DESCRIPTION			
SO Packages	,					
14-Pin	D D	NA	SO-14			
16-Pin	D	NA	SO-16			
16L-Pin	D	NA	SO-16L			
20-Pin	D	NA	SO-20			
24-Pin	D	NA NA	SO-24			
28-Pin	D	NA NA	SO-28			
Standard Dual-In-Line P	ackages					
14-Pin	. N	86/48				
16-Pin	N .	83/42				
20-Pin	N	61/24				
24-Pin	• <b>N</b>	52/23				
28-Pin	N	85/23				

1. For SO packages  $\theta_{ja}$  (°C/W) only

NO. OF LEADS	PACKAGE CODE	Q <sub>ja</sub> /Q <sub>jc</sub> (°C/W))	DESCRIPTION
Cerdip Family			
14-Pin	F	110/30	Dual-In-Line Ceramic
16-Pin	F	100/30	Dual-In-Line Ceramic
20-Pin	F	90/25	Dual-In-Line Ceramic
24-Pin	F	60/26	Dual-In-Line Cerami
Flat Packs			
14-Pin	W	205/50	Flat Ceramic
16-Pin	W	200/50	Flat Ceramic
28-Pin	W	107/22	Flat Ceramic, BEO
Leadless Chip Carrier			
20-Pin	G		Laminated Ceramic

Package Type
D = Small Outline Plastic DIP
F = Cerdip


G = Hermetic Leadless


N = Plastic DIP

W = Ceramic Flatpack


#### **SO-14 PACKAGE** (14-PIN) .49 (.019) .35 (.014) 5.207 (.205) 4.00 (.158) 4.623 (.182) 3.80 (.150) 6.20 (.244) 5.80 (.228) .50 (.020) 1.448 (.057) .25 (.010) 1.245 (.049) 8.55 (.336) 45° 1.75 (.069) 1.35 (.053) 1.270 (.050) 1.27 (.050)BSC .25 (.010) .25 (.010) .406 (.016) .10 (.004) .19 (.0075) .7 (.028)MAX --


SO-16 PACKAGE (16-PIN)






SO-24 PACKAGE (24-PIN)












## W PACKAGE CERAMIC (14-PIN FLATPACK)



#### W PACKAGE CERAMIC (16-PIN FLATPACK)



#### W PACKAGE CERAMIC (24-PIN FLATPACK)



9

# **NOTES**

# Section 10 Sales Offices



## **SALES OFFICES**

## SIGNETICS

#### **HEADOUARTERS**

811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Phone: (408) 739-7700

#### AI ARAMA

Huntsville Phone: (205) 830-4001

#### ARIZONA

**Phoenix** Phone: (602) 265-4444

#### **CALIFORNIA**

Canoga Park Phone: (213) 340-1431

Cupertino Phone: (408) 725-8100

Inglewood Phone: (213) 670-1101

Irvine

Phone: (714) 833-8980 (213) 588-3281

San Diego Phone: (714) 560-0242

#### COLORADO

Aurora Phone: (303) 751-5011

CONNECTICUT

Danbury Phone: (203) 748-3722

## FLORIDA

Clearwater Phone: (813) 796-7086

Ft. Lauderdale Phone: (305) 486-6300

**GEORGIA** 

Atlanta

Phone: (404) 953-0067

#### ILLINOIS

Schaumburg Phone: (312) 843-7805

#### INDIANA

Kokomo Phone: (317) 453-6462

#### KANSAS

Overland Park Phone: (913) 341-8181

MARYLAND

#### Glen Burnie

Phone: (301) 787-0220

#### MASSACHUSETTS

Littleton Phone: (617) 486-8411

#### **MICHIGAN**

Farmington Hills Phone: (313) 476-1610

#### MINNESOTA

Edina

Phone: (612) 835-7455

#### **NEW JERSEY**

Parsippany Phone: (201) 334-4405

# **NEW YORK**

Liverpool Phone: (315) 451-5470

#### Melville

Wappingers Falls Phone: (914) 297-4074

#### Phone: (516) 752-0130

#### NORTH CAROLINA

Raleigh Phone: (919) 851-2013

#### OHIO

Worthington Phone: (614) 888-7143

#### PENNSYI VANIA

Horsham Phone: (215) 443-5500

## TENNESSEE

Greeneville Phone: (615) 639-0251

#### TEXAS

Austin Phone: (512) 458-2591

# Richardson Phone: (214) 644-3500

CANADA

SIGNETICS CANADA, LTD. Etobicoke, Ontario Phone: (416) 622-9314

Ottawa, Ontario Tech-Trek, Ltd. Phone: (613) 230-3927

#### REPRESENTATIVES

#### ARIZONA

Scottsdale Thom Luke Sales, Inc. Phone: (602) 941-1901

#### **CALIFORNIA**

Los Gatos Sierra Technology Phone: (408) 354-1626

### Santa Clara

Magna Sales Phone: (408) 727-8753

San Diego

Mesa Engineering Phone: (619) 278-8021 CANADA

# **Etobicoke**

Tech-Trek, Ltd. Phone: (416) 626-6676

Pointe Claire Tech-Trek, Ltd. Phone: (514) 697-3385

#### CONNECTICUT

### Yalesville

Kanan Associates Phone: (203) 265-2404

### **FLORIDA**

Pompano Beach V/G Sales Phone: (305) 971-0900

#### ILLINOIS Schaumburg

Micro-Tex, Inc. Phone: (312) 885-1131

#### IOWA Marion

Rep. Associates Corp. Phone: (319) 373-0152

#### KANSAS

Kansas City B. C. Electronic Sales Phone: (913) 342-1211

## MASSACHUSETTS

Reading Kanan Associates Phone: (617) 944-8484

MICHIGAN Bloomfield Hills

Enco Marketing Phone: (313) 642-0203

#### MINNESOTA

Minneapolis

High Technology Sales Phone: (612) 888-8088

#### MISSOURI

Bridgeton

B. C. Electronic Sales Phone: (314) 291-1101

**NEVADA** 

Carson City Magna Sales Phone: (702) 883-1471

NEW JERSEY East Hanover

Emtec Sales. Phone: (201) 428-0600

#### NEW MEXICO

Albuquerque Power Enterprises Phone: (505) 298-1918

#### **NEW YORK**

Ithaca

Bob Dean, Inc. Phone: (607) 257-1111

#### Melville

Emtec Sales, Inc. Phone: (516) 752-1630

#### OREGON

Hillshore

Western Technical Sales Phone: (503) 640-4621

# **PENNSYLVANIA**

Pittsburgh Covert & Newman Co. Phone: (412) 531-2002

### **TEXAS**

Houston

OM Sales Phone: (713) 789-4426

#### UTAH

Salt Lake City

Electrodyne Phone: (801) 486-3801

WASHINGTON

Bellevue Western Technical Sales Phone: (206) 641-3900

#### Spokane

Western Technical Sales Phone: (509) 922-7600

### WISCONSIN

Waukesha

Micro-Tex. Inc.

Phone: (414) 542-5352

### **DISTRIBUTORS**

#### ALABAMA

Huntsville

Hamilton/Avnet Electronics Phone: (205) 837-7210

#### Pioneer Electronics Phone: (205) 837-9300

ARIZONA

Phoenix

Hamilton/Avnet Electronics Phone: (602) 231-5100 Schweber Electronics

Phone: (602) 997-4874 Wyle Distribution Group Phone: (602) 249-2232

#### CALIFORNIA

Chatsworth

Anthem Electronics Phone: (213) 700-1000 Arrow Electronics Phone: (213) 701-7500

#### Costa Mesa

Avnet Electronics Phone: (714) 754-6111

Hamilton Electro Sales Phone: (714) 641-4100

Culver City Hamilton/Avnet Electronics Phone: (213) 558-2121

Hamilton/Avnet Electronics Military Phone: (213) 558-2901

El Segundo Wyle Distribution Group Phone: (213) 322-8100

Schweber Electronics Phone: (714) 863-0200

## Wyle Distribution Group Phone: (714) 863-9953 Sacramento Hamilton/Avnet Electronics Phone (916) 920-3150

San Diego Anthem Electronics Phone: (619) 453-4871

Arrow Electronics Phone (619) 565-4800 Hamilton/Avnet Electronics

Phone: (619) 571-7510

Wyle Distribution Group Phone: (619) 565-9171

San Jose Anthem Electronics Inc.

Phone: (408) 946-8000

Santa Clara Schweber Electronics Phone: (408) 748-4700

Wyle Distribution Group Phone: (408) 727-2500

Sunnyvale Arrow Electronics Phone: (408) 745-6600

Hamilton/Avnet Electronics Phone: (408) 743-3366

Tustin Anthem Electronics Phone: (714) 730-8000

# Arrow Electronics Phone: (714) 838-5422

**Woodland Hills** Avnet Electronics Phone (213) 883-0000

CANADA

Calgary, Alberta Hamilton/Avnet Electronics Phone: (403) 230-3586

Zentronics

### Phone: (403) 272-1021

Mississauga, Ontario Hamilton/Avnet Electronics Phone: (416) 677-7432

# Zentronics Phone: (416) 451-9600

Montreal, Quebec

## Zentronics Phone: (514) 735-5361 Nepean, Ontario

Zentronics Phone: (613) 226-8840

Ottawa, Ontario Cesco Electronics Phone: (613) 226-6903

Hamilton/Avnet Electronics Phone: (613) 226-1700

### SALES OFFICES

Quebec City Cesco Electronics Phone: (418) 524-4641

Vancouver **Zentronics** 

Phone: (604) 688-2533

Ville St. Laurent, Quebec Hamilton/Avnet Electronics Phone: (514) 331-6443

Waterloo

Zentronics Phone: (519) 884-5700

Winnipeg

Zentronics Phone: (204) 775-8661

COLORADO

Aurora Arrow Electronics Phone (303) 696-1111

Wyle Distribution Group Phone: (303) 457-9953

Englewood

Hamilton/Avnet Electronics Phone: (303) 740-1000

CONNECTICUT Danbury

Hamilton/Avnet Electronics Phone: (203) 797-2800 Schweber Electronics Phone: (203) 792-3500

Wallingford

Arrow Electronics Phone: (203) 265-7741

FI ORIDA Ft. Lauderdale

Arrow Electronics Phone: (305) 776-7790 Hamilton/Avnet Electronics Phone: (305) 971-2900

Hollywood Schweber Electronics Phone: (305) 927-0511

Palm Bay

Arrow Electronics Phone: (305) 725-1480

St. Petersburg
Hamilton/Avnet Electronics
Phone: (813) 576-3930

GEORGIA Atlanta

Schweber Electronics Phone: (404) 449-9170

Norcross

Arrow Electronics Phone: (404) 449-8252 Hamilton/Avnet Electronics Phone: (404) 447-7500 Schweber Electronics Phone (404) 449-9170

ILLINOIS

Elk Grove Schweber Electronics Phone: (312) 364-3750

Schaumburg Arrow Electronics Phone: (312) 397-3440

Bensenville Hamilton/Avnet Electronics Phone: (312) 860-7700

INDIANA Indianapolis

Pioneer Electronics Phone: (317) 849-7300 Arrow Electronics Phone: (317) 243-9353 Hamilton/Avnet Electronics Phone: (317) 844-9333

KANSAS Overland Park Hamilton/Avnet Electronics Phone: (913) 888-8900

MARYLAND

Baltimore Arrow Electronics Phone: (301) 247-5200

Hamilton/Avnet Electronics Phone: (301) 995-3500

Gaithersburg
Pioneer Washington Electronics
Phone: (301) 948-0710 Schweber Electronics Phone: (301) 840-5900

MASSACHUSETTS

Bedford Schweber Electronics Phone: (617) 275-5100 Burlington

Lionex Corp. Phone: (617) 272-9400

Woburn
Arrow Electronics
Phone: (617) 933-8130
Hamilton/Avnet Electronics
Phone: (617) 273-7500

MICHIGAN

MICHIGAN Ann Arbor Arrow Electronics Phone: (313) 971-8220 Grand Rapids Hamilton/Avnet Electronics Phone: (616) 243-8805

Livonia Hamilton/Avnet Electronics Phone: (313) 522-4700 Pioneer Electronics Phone: (313) 525-1800 Schweber Electronics Phone: (313) 525-8100

MINNESOTA Eden Prairie Schweber Electronics Phone: (612) 941-5280

Edina

Edina Arrow Electronics Phone: (612) 830-1800 Minneapolis Arrow Electronics Phone: (612) 830-1800 Hamilton/Avnet Electronics Phone: (612) 932-0600 Minnetonka Hamilton/Avnet Electronics Phone (612) 932-0666

MISSOURI Earth City
Hamilton/Avnet Electronics
Phone: (314) 344-1200

St. Louis Arrow Electronics Phone: (314) 567-6888 NEW HAMPSHIRE

Manchester
Arrow Electronics
Phone: (603) 668-6968

NEW JERSEY Cherry Hill

Hamilton/Avnet Electronics Phone: (609) 424-0100

Fairfield

Arrow Electronics Phone: (201) 575-5300

Hamilton/Avnet Electronics Phone: (201) 575-3390

Lionex Corporation Phone: (201) 227-7960 Schweber Electronics Phone: (201) 227-7880

Moorestown Arrow Electronics Phone: (609) 235-1900

**NEW MEXICO** 

Albuquerque Hamilton/Avnet Electronics Phone: (505) 765-1500 Arrow Electronics Phone (505) 243-4566

NEW YORK Buffalo

Summit Distributors Phone: (716) 887-2800

East Syracuse Arrow Electronics Phone: (315) 652-1000

Hamilton/Avnet Electronics Phone: (315) 437-2642

Hauppauge, L.I. Arrow Electronics Phone: (516) 231-1000

Lionex Corp. Phone: (516) 273-1660

Liverpool

Arrow Electronics Phone: (315) 652-1000

Hamilton/Avnet Electronics Phone: (516) 454-6012

Rochester

Arrow Electronics Phone: (716) 275-0300 Hamilton/Avnet Electronics Phone: (716) 475-9130 Schweber Electronics Phone: (716) 424-2222

Westbury, L.I. Schweber Electronics Phone: (516) 334-7474

NORTH CAROLINA

Charlotte
Pioneer Electronics
Phone: (704) 527-8188

Arrow Electronics Phone: (919) 876-3132 Hamilton/Avnet Electronics Phone: (919) 878-0819

Schweber Electronics Phone: (919) 876-0000

Winston-Salem Arrow Electronics Phone: (919) 725-8711

Beechwood Schweber Electronics Phone: (216) 464-2970

Cleveland

Hamilton/Avnet Electronics Phone: (216) 831-3500 Pioneer Electronics Phone: (216) 587-3600 Centerville

Arrow Electronics Phone: (513) 435-5563

Dayton Hamilton/Avnet Electronics Phone: (513) 433-0610 Pioneer Standard Electronics Phone: (513) 236-9900

Solon

Arrow Electronics Phone: (216) 248-3990

OKLAHOMA

Tulsa Quality Components Phone: (918) 664-8812

OREGON

Hillsboro Wyle Distribution Group Phone: (503) 640-6000

Lake Oswego
Hamilton/Avnet Electronics
Phone: (503) 635-8831

PENNSI YVANIA

Horsham Lionex Corp. Phone: (215) 443-5150

Pittsburgh Arrow Electronics Phone: (412) 856-7000 Pioneer/Pittsburgh Phone: (412) 782-2300

**TEXAS** Austin

Arrow Electronics Phone: (512) 835-4180 Hamilton/Avnet Electronics Phone: (512) 837-8911 Quality Components Phone: (512) 835-0220

Dallas Arrow Electronics

Phone: (214) 386-7500 Hamilton/Avnet Electronics Phone: (214) 659-4111 Quality Components Phone: (214) 387-4949 Schweber Electronics Phone: (214) 661-5010

Houston Arrow Electronics Phone: (713) 530-4700 Hamilton/Avnet Electronics Phone: (713) 780-1771

Schweber Electronics Phone: (713) 784-3600 Sugar Land

Quality Components Phone: (713) 491-2255

### SALES OFFICES

UTAH

Salt Lake City Hamilton/Avnet Electronics Phone: (801) 972-4300

Wyle Distribution Group Phone: (801) 974-9953

#### WASHINGTON

Bellevue

Arrow Electronics Phone: (206) 643-4800 Hamilton/Avnet Electronics Phone: (206) 453-5844

Wyle Distribution Group Phone: (206) 453-8300

WISCONSIN

New Berlin Hamilton/Avnet Electronics Phone: (414) 784-4510

Oak Creek
Arrow Electronics
Phone: (414) 764-6600

# FOR SIGNETICS PRODUCTS WORLDWIDE:

ARGENTINA Philips Argentina S.A. Buenos Aires Phone: 541-7141

AUSTRALIA Philips Industries Holdings Ltd. Lane-Cove, N.S.W. Phone: 61-2-427-0888

AUSTRIA Osterrichische Philips Bauelemente

Wien Phone: 43-222-93-26-2

BELGIUM N. V. Philips & MBLE Bruxelles Phone: 32-02-242-7400

BRAZIL Ibrape Sao Paulo Phone: 55-011-211-2600 CHILE Philips Chilena S.A. Santiago Phone: 56-2-39-4001

COLOMBIA Sadape S.A. Bogota D.E. Phone: 600 600

DENMARK Miniwatt A/S Kobenhavn N.V. Phone: 45-01-69-1622

FINLAND Oy Philips Ab Helsinki Phone: 358-1-7271

FRANCE R.T.C. La Radiotechnique-Compelec Paris Phone: 33-1-355-4499

GERMANY Valvo Hamburg Phone: 49-40-3296-19

GREECE Philips S.A. Hellenique Athens Phone: 9215111 HONG KONG

HONG KONG Philips Hong Kong, Ltd. Kwai Chung Phone: 852-0-245121 INDIA Philips India & Elect. Ltd.

hilips India & Elect. Ltd. Bombay Phone: 91-22-295144

INDONESIA P.T. Philips-Ralin Electronics Jakarta Phone: 716 131

IRELAND Philips Electrical Ltd. Dublin Phone: 353-1-69-3355

ISRAEL Rapac Electronics, Ltd. Tel Aviv Phone: 972-3-477115 Philips S.p.A. Milano Phone: 39-2-6994

JAPAN

Signetics Japan, Ltd. Tokyo Phone: 813-230-1521 Osaka Phone: 816-304-6171

KOREA Philips Elect. Korea Ltd. Seoul Phone: 794-4202

MALAYSIA Philips Malaysia Sdn. Berhad Kuala Lumpur Phone: 77 44 11

MEXICO Electronica S.A. de C.V. Mexico D.F. Phone: 52-721-61300

NETHERLANDS Philips Nederland B.V. Eindhoven Phone: 31-40-79-3333

NEW ZEALAND Philips Electrical Ind. Ltd. Auckland Phone: 64-9-605914

NORWAY Norsk A/S Philips Oslo Phone: 47-2-680200

Cadesa Lima Phone: 326070

**PERU** 

PHILIPPINES Philips Industrial Dev., Inc. Makati-Rizal Phone: 868951

PORTUGAL Philips Portuguesa SARL Lisboa Phone: 351-19-68-3121

SINGAPORE Philips Project Dev. Pte., Ltd. Singapore Phone: 65-253-8811 SOUTH AFRICA E.D.A.C. (PTY), Ltd. Johannesburg Phone: 27-11-614-2362

SPAIN Miniwatt S.A. Barcelona Phone: 301 63 12

SWEDEN A.B. Elcoma Stockholm Phone: 46-08-67-9780

SWITZERLAND Philips A.G. Zurich Phone: 41-01-988-2211

TAIWAN Philips Taiwan, Ltd. Taipei Phone: 886-2-563-1717

THAILAND Philips Electrical Co. of Thailand Ltd. Bangkok Phone: 233-6330-9

TURKEY Turk Philips Ticaret A.S. Istanbul Phone: 43 59 10

UNITED KINGDOM Mullard, Ltd. London Phone: 44-01-580-6633

UNITED STATES Signetics International Corp. Sunnyvale, California Phone: (408) 739-7700

URUGUAY Luzilectron S.A. Montevideo Phone: 91 43 21

VENEZUELA Industrias Venezolanas Philips S.A. Caracas Phone: 58-2-36-0511

# **NOTES**



a subsidiary of U.S. Philips Corporation

Signetics Corporation 811 East Arques Avenue P.O. Box 409 Sunnyvale, California 94086 Telephone 408/739-7700