


**TOSHIBA**

**TOSHIBA**



**STATIC RAM  
1990**

**STATIC RAM  
1990**

**TAEC**

**TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.**

**TOSHIBA**

**STATIC RAM**  
1990

1. This technical data may be controlled under U.S. Export Administration Regulations and may be subject to the approval of the U.S. Department of Commerce prior to export. Any export or re-export directly or indirectly, in contravention of the U.S. Export Administration Regulations is strictly prohibited.

2. LIFE SUPPORT POLICY

Toshiba products described in this databook are not authorized for use as critical components in life support systems without the written consent of the appropriate officer of Toshiba America, Inc. Life support systems are either systems intended for surgical implant in the body or systems which sustain life.

A critical component is any component of a life support system whose failure to perform may cause a malfunction or failure of the life support system, or may affect its safety or effectiveness.

3. The information in this databook has been carefully checked and is believed to be reliable, however, no responsibility can be assumed for inaccuracies that may not have been caught. All information in this databook is subject to change without prior notice. Furthermore, Toshiba cannot assume responsibility for the use of any license under the patent rights of Toshiba or any third parties.


**TABLE OF CONTENTS  
STATIC RAM PRODUCT GUIDE  
CROSS REFERENCE**

**CMOS PSEUDO STATIC RAM**

**CMOS STANDARD STATIC RAM**

**CMOS HIGH SPEED STATIC RAM**

**BiCMOS HIGH SPEED STATIC RAM**





# TABLE OF CONTENTS

	DESCRIPTION	ISSUE DATE	PAGE
<b>CMOS Pseudo Static RAM</b>			
TC51832P/SP/F/PL/SPL/FL	32Kx8	11-88	A-1
TC518128AP/ASP/AF/APL/ASPL/AFL	128Kx8, CE1 AND CE2	8-89	A-13
TC518128APL/AFL-LV	128Kx8, CE1 AND CE2, LOW VOLTAGE	8-89	A-25
TC518128AFW/AFWL	128Kx8, CE1 AND CE2, 525MIL SOP	8-89	A-39
TC518128AFWL-LV	128Kx8, CE1 AND CE2, LOW VOLTAGE, 525MIL SOP	2-90	A-49
TC518129AP/ASP/AF/APL/ASPL/AFL	128Kx8, CE AND CS	8-89	A-63
TC518129APL/AFL-LV	128Kx8, CE AND CS, LOW VOLTAGE	8-89	A-75
TC518129AFW/AFWL	128Kx8, CE AND CS, 525MIL SOP	8-89	A-89
TC518129AFWL-LV	128Kx8, CE AND CS, LOW VOLTAGE, 525MIL SOP	8-89	A-99
TC518512PL/FL	512Kx8, CE AND OE	2-90	A-113
<b>CMOS Static RAM</b>			
TC5563APL	8Kx8	2-89	B-1
TC5563APL-L	8Kx8, LOW POWER	2-89	B-11
TC5565APL/AFL	8Kx8	2-89	B-21
TC5565APL/AFL-L	8Kx8, LOW POWER	2-89	B-31
TC55257BPL/BFL/BSPL	32Kx8	5-89	B-41
TC55257BPL/BFL/BSPL-L	32Kx8, LOW POWER	5-89	B-51
TC55257BPI/BFI/BSPI-L	32Kx8, INDUSTRIAL TEMP, LOW POWER	7-89	B-61
TC551001PL/FL	128Kx8	6-89	B-71
<b>CMOS High Speed Static RAM</b>			
TC5561P/J	64Kx1	2-89	C-1
TC5562P/J	64Kx1	2-89	C-9
TC5588P/J	8Kx8	11-89	C-15
TC5589P/J	8Kx9	11-89	C-23
TC55416P-H	16Kx4	3-90	C-31
TC55417P/J-H	16Kx4, WITH OE	3-90	C-37
TC55187T	8Kx18/4Kx18x2, A12 & CE ASYNCHRONOUS	11-89	C-45
TC55188T	8Kx18/4Kx18x2	11-89	C-61
TC55464P/J	64Kx4	11-89	C-77
TC55465P/J	64Kx4, WITH OE	11-89	C-85
TC55328P/J	32Kx8	11-89	C-93
TC55329P/J	32Kx9	11-89	C-101
<b>BiCMOS High Speed Static RAM</b>			
TC55B88P/J	8Kx8	2-90	D-1
TC55B417P/J	16Kx4, WITH OE	2-90	D-9



# Static RAM Product Guide

---





# 1. CMOS Pseudo Static RAM

CAPACITY	PART NUMBER	ORGANIZATION	ADDRESS ACCESS	OUTPUT ENABLE ACCESS	POWER SUPPLY (V)	POWER DISSIPATION Max (mW)		PIN COUNT	PACKAGE P SP F	PACKAGE WIDTH (inch)
			TIME Max(ns)	TIME Max(ns)		ACTIVE	STANDBY			
256K Bt	TCS1832P/SP/F-85	32Kx8	85	35	5V±10%	303	5.5	28	■ ■ ■	0.600 (P) 0.300 (SP) 0.450 (F)
	TP51832P/SP/F-10		100	40		248			■ ■ ■	
	TCS1832P/SP/F-12		120	50		220			■ ■ ■	
	TCS1832PL/SPL/AFL-85		85	35		303	■ ■ ■			
	TCS1832PL/SPL/AFL-10		100	40		248	■ ■ ■			
	TCS1832PL/SPL/AFL-12		120	50		220	■ ■ ■			
1M Bt	TCS18128AP/ASP/AF-80	128Kx8 (CE1 CE2)	80	35		385	5.5	32	■ ■ ■	0.600 (P) 0.300 (SP) 0.450 (F)
	TCS18128AP/ASP/AF-10		100	40		330			■ ■ ■	
	TCS18128AP/ASP/AF-12		120	50		275			■ ■ ■	
	TCS18128APL/ASPL/AFL-80		80	35		385	1.1		■ ■ ■	
	TCS18128APL/ASPL/AFL-10		100	40		330			■ ■ ■	
	TCS18128APL/ASPL/AFL-12		120	50		275			■ ■ ■	
	TCS18128APL/AFL-80LV		80	35	385	1.1	■ ■ ■			
	TCS18128APL/AFL-10LV		100	40	330		■ ■ ■			
	TCS18128APL/AFL-12LV		120	50	275		■ ■ ■			
	TCS18128AFW/AFWL-80		80	35	385	1.1	■ ■ ■			
	TCS18128AFW/AFWL-10		100	40	330		■ ■ ■			
	TCS18128AFW/AFWL-12		120	50	275		■ ■ ■			
	TCS18128AP/ASP/AF-80	128Kx8 (CE CS)	80	35	385	5.5	32	■ ■ ■	0.600 (P) 0.300 (SP) 0.450 (F)	
	TCS18128AP/ASP/AF-10		100	40	330			■ ■ ■		
	TCS18128AP/ASP/AF-12		120	50	275			■ ■ ■		
	TCS18128APL/ASPL/AFL-80		80	35	385	1.1		■ ■ ■		
	TCS18128APL/ASPL/AFL-10		100	40	330			■ ■ ■		
	TCS18128APL/ASPL/AFL-12		120	50	275			■ ■ ■		
	TCS18128APL/AFL-80LV		80	35	385	1.1		■ ■ ■		
	TCS18128APL/AFL-10LV		100	40	330			■ ■ ■		
	TCS18128APL/AFL-12LV		120	50	275			■ ■ ■		
	TCS18128AFW/AFWL-80		80	35	385	1.1		■ ■ ■		
	TCS18128AFW/AFWL-10		100	40	330			■ ■ ■		
	TCS18128AFW/AFWL-12		120	50	275			■ ■ ■		

P = PLASTIC DIP, SP = PLASTIC SKINNY DIP, F = PLASTIC FLAT PACKAGE(SOP), FW = PLASTIC FLAT WIDE PACKAGE(SOP)



### 3. CMOS High Speed Static RAM (I)

CAPACITY	PART NUMBER	ORGANIZATION	ADDRESS ACCESS TIME Max (ns)	OUTPUT ENABLE ACCESS TIME Max (ns)	POWER SUPPLY (V)	POWER DISSIPATION Max(mW)		PIN COUNT	PACKAGE		PACKAGE WIDTH (inch)	
						ACTIVE	STANDBY		P	J		
64K	TC5561P/J-45	64Kx1	45		5V±10%	550	0.550	22(P) 24(J)	■	■	0.300	
	TC5561P/J-55		55				0.550		■	■		
	TC5561P/J-70		70				0.550		■	■		
	TC5562P/J-35		35				11.0		■	■		
	TC5562P/J-45		45						■	■		
	TC55416P-15H	16Kx4	15			660	5.5	22	■	■		
	TC55416P-20H		20			550	5.5		■	■		
	TC55416P-25H		25			550			■	■		
	TC55416P-35H		35			440			■	■		
	TC55417P/J-15H		15	9		660	5.5		24	■		■
	TC55417P/J-20H		20	10		550				■		■
	TC55417P/J-25H	25	10	550		■		■				
	TC55417P/J-35H	35	10	440		■		■				
	TC5588P/J-15	8Kx8	15	9		743	5.5	28	■	■		
TC5588P/J-20	20		10	633	■	■						
TC5588P/J-25	25		12	633	■	■						
TC5588P/J-35	35		12	633	■	■						
72K	TC5589P/J-15	8Kx9	15	9	743	5.5	28	■	■			
	TC5589P/J-20		20	10	633			■	■			
	TC5589P/J-25		25	12	633			■	■			
	TC5589P/J-35		35	12	633			■	■			
256K	TC55328P/J-17	32Kx8	17	9	5V±5%	770	5.5	28	■	■		
	TC55328P/J-20		20	10	5V±10%	770	5.5		■	■		
	TC55328P/J-25		25	12	770	■			■			
	TC55328P/J-35	35	15	660	5.5	24	■	■				
	TC55464P/J-17	64Kx4	17				660	■	■			
	TC55464P/J-20		20				660	■	■			
	TC55464P/J-25		25				660	■	■			
	TC55464P/J-35		35				550	■	■			
	TC55465P/J-17	17	9	5V±5%			660	5.5	28	■	■	
	TC55465P/J-20	20	10	5V±10%			660	5.5		■	■	
TC55465P/J-25	25	12	660	■	■							
TC55465P/J-35	35	15	550	■	■							
288K	TC55329P/J-17	32Kx9	17	9	5V±5%	770	5.5	32	■	■		
	TC55329P/J-20		20	10	770	5.5	■		■			
	TC55329P/J-25		25	12	770		■		■			
	TC55329P/J-35		35	15	550		■		■			

P = PLASTIC DIP, J = PLASTIC SOJ

### 3. CMOS High Speed Static RAM (II)

CAPACITY	PART NUMBER	ORGANIZATION	ADDRESS ACCESS TIME Max(ns)	OUTPUT ENABLE ACCESS TIME Max(ns)	POWER SUPPLY (V)	POWER DISSIPATION MAX (mW)		PIN COUNT	PACKAGE		PACKAGE WIDTH (inch)
						ACTIVE	STANDBY		P	J PLCC	
144K	TC55187T-20	8Kx18 / 4Kx18 X2 Way	20	10	5V±10%	1265	220	52	■	0.800	
	TC55187T-25		25	10		1210			■		
	TC55187T-30		30	12		1100			■		
	TC55188T-20		20	10		1265			■		
	TC55188T-25		25	10		1210			■		
	TC55188T-30		30	12		1100			■		


T = PLASTIC LEADLESS CHIP CARRIER(PLCC)

## 4. BiCMOS High Speed Static RAM


CAPACITY	PART NUMBER	ORGANIZATION	ADDRESS ACCESS	OUTPUT ENABLE ACCESS	POWER SUPPLY (V)	POWER DISSIPATION Max(mW)		PIN COUNT	PACKAGE		PACKAGE WIDTH (inch)
			TIME Max(ns)	TIME Max(ns)		ACTIVE	STANDBY		P	J	
64K	TC55B417P/J-10	16Kx4	10	5	5V±10%	742.5	55	24	■	■	0.300
	TC55B417P/J-12		12	6					■	■	
	TC55B88P/J-10	8Kx8	10	5		660		28	■	■	
	TC55B88P/J-12		12	6					■	■	

P = PLASTIC DIP, J = PLASTIC SOJ


# TOSHIBA CMOS PSEUDO STATIC RAM



# TOSHIBA CMOS STATIC RAM




# TOSHIBA CMOS HIGH SPEED STATIC RAM



P :300mil DIP  
 J :300mil SOJ  
 T :800mil PLCC



# TOSHIBA BiCMOS HIGH SPEED STATIC RAM



10ns

12ns

P :300mil DIP  
J :300mil SOJ

# Cross Reference



# 1. CMOS Pseudo Static RAM

Organization	32K x 8			128K x 8			
	0.6in DIP	0.3in DIP	0.450in SOP	0.6in DIP	0.3in DIP	0.450in SOP	0.525in SOP
TOSHIBA	TC51832P	TC51832SP	TC51832F	TC518128AP	TC518128ASP	TC518128AF	TC518128AFW
HITACHI	HM65256BP	HM65256BSP	HM65256BFP				
NEC	uPD42832C		uPD42832GU				
MOTOROLA				MCM518128		MCM518128	

Organization	128K x 8			
Package Width	0.6in DIP	0.3in DIP	0.450in SOP	0.525 SOP
TOSHIBA	TC518129AP	TC518129ASP	TC518129AF	TC518129AFW
HITACHI	HM658128P			HM658128FP
NEC	uPD428128CZ			uPD428128GW
MOTOROLA	MCM518129		MCM518129	

# 2. CMOS Static RAM

Organization	8K x 8			32K x 8			128K x 8		
	0.6in DIP	0.450in SOP	0.3in DIP	0.6in DIP	0.450in SOP	TSOP	0.6in DIP	0.525in SOP	TSOP
TOSHIBA	TC5585APL	TC5585AFL	TC5585APL	TC55257BPL	TC55257BFL	TC55257BFTL	TC551001PL	TC551001FL	TC551001AFTL
FUJITSU	MB8464AP	MB8464APF	MB8464APSK	MB84256	MB8464		MB841000P		
HITACHI	HM6264AP	HM6264AFP	HM6264ASP	HM62256P	HM62256FP	HM62256	HM628128P	HM628128FP	HM628128
MITSUBISHI	M5M5165P	M5M5165FP		M5M256BP	M5M256BFP	M5M256B	M5M1008		M5M1008
NEC	uPD4364C	uPD4364G	uPD4364CX	uPD43256C					
OKI	MSM5165AL	MSM5165AL		MSM51257	MSM51257				
MOTOROLA	MCM6264WP		MCM6264P	MCM6206P			MCM6226P		
IDT	IDT7164LP	IDT7164LSO	IDT7164LTP	IDT71256LP	IDT71256LSO				
VITELIC	V62C64P	V62C64F		V62C256P	V62C256F				
SMOS	SRM2264LC	SRM2264LM		SRM20256LC	SRM20256LM		SRM201000	SRM201000	
SONY	CXK5864BP	CXK5864BM	CXK58257BSP	CXK58257P	CXK58257M		CXK581000P	CXK581000M	
SGS/THOMSON	MK48208			MK48230					
SHARP	LH5160	LH5160	LH5160	LH52256	LH52256				
SAMSUNG	KM6264			KM62256AP			KM681000		
PERFORMANCE	P4C164								
LATTICE	SR64K8								
CYPRESS	CY7C185		CY7C186						
PANASONIC	MN4464	MN4464S		MN44256	MN44256S				
INMOS	1M51630								
AMD									
GE/RCA	CDM6264			CDM62256					

### 3. CMOS High Speed Static RAM - Common I/O (I)

Organization	8K x 8		8K x 9		64K x 1	
	0.3in DIP	0.3in SOJ	0.3in DIP	0.3in SOJ	0.3in DIP	0.3in SOJ
TOSHIBA	TC5588P	TC5588J	TC5589P	TC5589J	TC5561/2P	TC5561/2J
FUJITSU	MB81C78AP		MB81C79AP	MB81C79APJ	MB81C71AP	MB81C71APJ
HITACHI					HM6287H	
mitsubishi	M5M5178P		M5M5179P		M5M5187P	
NEC					uPD4361	
OKI	MSM5178				MSM5187	
MOTOROLA	MCM6264P	MCM6264NJ	MCM6265P	MCM6265NJ	MCM6287P	MCM6287NJ
IDT	IDT7164SP		IDT7169SP		IDT7187SP	IDT7187SY
VITELIC	V63C64S	V63C64K				
SMOS						
SONY	CXK5863AP	CXK5863AJ	CXK5971J	CXK5971J	CXK5164P	CXK5164J
SARATOGA	SSM7164					
SHARP	LH5165/64				LH5261	LH5261
SAMSUNG	KM6865P				KM6165P	
PERFORMANCE	P4C164		P4C163		P4C187	
TI	SMJ68CE64		SMJ69CE72		SMJ61CD64	
CYPRESS	CY7C185P				CY7C187P	CY7C187VC
PANASONIC						
SGS/THOMSON	IMS1630/35LP	IMS1635L	IMS1695P	IMS1695E	IMS1600/5P	IMS1600/5E
AMD	AM99C88H				AM99C641	
LATTICE	SR64K8				SR64K1	
MICRON	MT5C6408				MT5C6401C	

### 3. CMOS High Speed Static RAM - Common I/O (II)

Organization	16K x 4 (w/o OE)	16K x 4 (w/OE)		64K x 4 (w/o OE)	
Package Width	0.3in DIP	0.3in DIP	0.3in SOJ	0.3in DIP	0.3in SOJ
TOSHIBA	TC55416P	TC55417P	TC55417J	TC55464P	TC55464J
FUJITSU	MB81C74	MB81C75P	MB81C75PJ	MB81C84P	MB81C84PJ
HITACHI	HM6788HP	HM6789P	HM6789JP	HM6708P	HM6708JP
mitsubishi	M5M5188P	M5M5189BP	M5M5189BJ	M5M5258P	M5M5258J
NEC	uPD4362	uPD4363		uPD43254	
OKI	MSM5188A				
MOTOROLA	MCM6288P	MCM6290P	MCM6290J	MCM6208P	MCM6208J
IDT	IDT7188SP	IDT7198		IDT71258SP	IDT71258SY
VITELIC	V61C62				
SMOS				SRM21256	
SONY	CXK5464AP	CXK5465P	CXK5465J	CXK54256P	
SHARP	LH5262A		LH5267A	LH52252AD	LH52252AK
SAMSUNG	KM6465P			KM64257P	KM64257J
PERFORMANCE	P4C188	P4C198		P4C1258	P4C1258
TI	SMJ64C64			SMJ64C256	
CYPRESS	CY7C164P	CY7C166P	CY7C166V	CY7C194P	
PANASONIC				MN44252	MN44252
SGS/THOMSON	IMS1620/5P	IMS1624/29P	IMS1624/29J	IMS1820P	IMS1820J
AMD	AM99C164	AM99C166		AM99C644	
GE/RCA					
MICRON	MT5C6404	MT5C6405	MT5C6405DJ	MT5C2564	MT5C2564DJ
SARATOGA	SSM7188	SSM7198			
LATTICE	SR64K4	SR64E4		SR256K4	

### 3. CMOS High Speed Static RAM - Common I/O (III)

Organization	64K x 4(w/OE)		32K x 8		32K x 9	
	0.3in DIP	0.3in SOJ	0.3in DIP	0.3in SOJ	0.3in DIP	0.3in SOJ
<b>TOSHIBA</b>	<b>TC55465P</b>	<b>TC55465J</b>	<b>TC55328P</b>	<b>TC55328J</b>	<b>TC55329P</b>	<b>TC55329J</b>
<b>FUJITSU</b>			<b>MB8287</b>		<b>MB8289</b>	
<b>HITACHI</b>						
<b>MITSUBISHI</b>						
<b>NEC</b>						
<b>OKI</b>						
<b>MOTOROLA</b>	<b>MCM6209P</b>	<b>MCM6209J</b>	<b>MCM6206P</b>	<b>MCM6206J</b>	<b>MCM6205P</b>	<b>MCM6205J</b>
<b>IDT</b>	<b>IDT61298SP</b>	<b>IDT61298SY</b>	<b>IDT71256SP</b>	<b>IDT71256SY</b>	<b>IDT71259SP</b>	
<b>VITELIC</b>						
<b>SMOS</b>						
<b>SONY</b>			<b>CXK58255AP</b>	<b>CXK58255AJ</b>		
<b>SARATOGA</b>						
<b>SHARP</b>			<b>LH52257</b>		<b>LH52259</b>	
<b>SAMSUNG</b>			<b>KM68257P</b>			
<b>PERFORMANCE</b>			<b>P4C1256</b>	<b>P4C1256</b>		
<b>TI</b>			<b>SMJ68CE256</b>		<b>SMJ68CE288</b>	
<b>CYPRESS</b>	<b>CY7C196P</b>		<b>CY7C198P</b>			
<b>PANASONIC</b>						
<b>SGS/THOMSON</b>	<b>IMS1824P</b>	<b>IMS1824J</b>	<b>IMS1835P</b>	<b>IMS1835J</b>		
<b>AMD</b>			<b>AMD99C328</b>			
<b>GE/RCA</b>						
<b>MICRON</b>	<b>MT5C2565</b>	<b>MT5C2565DJ</b>	<b>MT5C2568</b>	<b>MT5C2568DJ</b>		

### 3. CMOS High Speed Static RAM - Common I/O (IV)

Organization	4K x 18 x 2 / 8K x 18	
	CE/A12 UNLATCHED	CE/A12 LATCHED
<b>TOSHIBA</b>	<b>TC55187T</b>	<b>TC55188T</b>
<b>VITELIC</b>	<b>V6C330J</b>	<b>V6C328J</b>
<b>TI</b>	<b>SN74AC210</b>	
<b>SONY</b>	<b>CXK7701J</b>	
<b>CYPRESS</b>	<b>CYC183</b>	<b>CYC184</b>
<b>MICRON</b>	<b>MT56C0816</b>	

T: 52 Pin PLCC Package JEDEC Standard

## 4. BiCMOS High Speed Static RAM

Organization	8K x 8		16K x 4 (w/OE)	
	0.3in DIP	0.3in SOJ	0.3in DIP	0.3in SOJ
<b>TOSHIBA</b>	<b>TC55B88P</b>	<b>TC55B88J</b>	<b>TC55B417P</b>	<b>TC55B417J</b>
<b>FLJITSU</b>			<b>MB82B75P</b>	<b>MB82B75PJ</b>
<b>HITACHI</b>			<b>HM6789SP</b>	<b>HM6708P</b>
<b>CYPRESS</b>	<b>CY7B185P</b>	<b>CY7B185V</b>	<b>CY7B166P</b>	<b>CY7B166P</b>
<b>SARATOGA</b>	<b>SSM7164P</b>		<b>SSM7166P</b>	





# CMOS Pseudo Static RAM



32,768 WORD x 8 BIT CMOS PSEUDO STATIC RAM

**DESCRIPTION**

The TC51832 Family is a 256K bit high-speed CMOS Pseudo-Static RAM organized as 32,768 words by 8 bits. The TC51832 Family utilizes one transistor dynamic memory cell array with CMOS peripheral circuitry to achieve large capacity, high speed accesses, and low power requirements, using a single 5V power supply. The  $\overline{OE}/RFSH$  input allows two types of refresh operations: Auto Refresh and Self Refresh. The TC51832 Family has a static RAM-like read/write functionality, which allows easy interfacing to a microprocessor. The TC51832 Family is pin-compatible with the 256K bit static RAM. The TC51832P is offered in a standard 28 pin 0.6 inch and 0.3 inch width plastic DIP. The TC51832F is offered in a standard 28 pin 0.450 inch width small out-line plastic flat package.


**FEATURES**

- Organization: 256K bit(32,768 word x 8 bit)
- Fast Access Time and Low Power Dissipation
- Self refresh uses an internal timer.
- All inputs and outputs: TTL compatible
- 256 refresh cycle/4ms
- Pin Compatible: 256K SRAM TC55257
- Logic Compatible: SRAM R/W Pin
- 28 pin Standard Plastic PKG  
 P/PL : 600 mil DIP  
 SP/SPL: 300 mil DIP  
 F/FL : 450 mil SOP

	TC51832P Family		
	-85	-10	-12
$t_{CEA}$ $\overline{CE}$ Access Time	85ns	100ns	120ns
$t_{OEA}$ $\overline{OE}$ Access Time	35ns	40ns	50ns
$t_{RC}$ Cycle Time	135ns	160ns	190ns
$P_D$ -Operating- Max.	303mW	248mW	220mW
Self Refresh Current	1mA/100 $\mu$ A (-L)		

- Single Power Supply: 5V $\pm$ 10%
- Auto refresh uses an internal counter.


**PIN CONNECTION**



**PIN NAMES**

A0 ~ A14	Address Inputs
R/W	Read/Write Control Input
$\overline{OE}/RFSH$	Output Enable/Refresh Input
$\overline{CE}$	Chip Enable Input
I/O1 ~ I/O8	Data Inputs/Outputs
VDD	Power (+5V)
GND	Ground

**BLOCK DIAGRAM**



TC51832P/SP/F/PL/SPL/FL-85  
 TC51832P/SP/F/PL/SPL/FL-10  
 TC51832P/SP/F/PL/SPL/FL-12

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS	NOTE
V <sub>IN</sub>	Input Voltage	-1.0~7.0	V	1
V <sub>OUT</sub>	Output Voltage	-1.0~7.0	V	1
V <sub>DD</sub>	Power Supply Voltage	-1.0~7.0	V	1
T <sub>OPR</sub>	Operating Temperature	0~70	°C	1
T <sub>STG</sub>	Storage Temperature	-55~150	°C	1
T <sub>SOLDER</sub>	Soldering Temperature·Time	260·10	°C·sec	1
P <sub>D</sub>	Power Dissipation	600	mW	1
I <sub>OUT</sub>	Short Circuit Output Current	50	mA	1

DC RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C)

SYMBOL	ITEM	MIN.	TYP.	MAX.	UNIT	NOTE
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V	2
V <sub>IH</sub>	Input High Voltage	2.4	-	6.5	V	2
V <sub>IL</sub>	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V<sub>DD</sub>=5V±10%, Ta=0~70°C)

SYMBOL	PARAMETER	PERIOD	MIN.	MAX.	UNITS	NOTES
I <sub>DD0</sub>	Operating Current (Average Power Supply Operating Current) CE, Address Cycling: t <sub>RC</sub> =t <sub>RC</sub> MIN.	135ns	-	55	mA	3,4
		160ns	-	45		
		190ns	-	40		
I <sub>DD1</sub>	Standby Current 1 CE=OE/RFSH=V <sub>IH</sub>	TC51832P/SP/F	-	2	mA	
		TC51832PL/SPL/FL	-	1		
I <sub>DD2</sub>	Standby Current 2 CE=OE/RFSH=V <sub>DD</sub> -0.2V	TC51832P/SP/F	-	1	mA	
		TC51832PL/SPL/FL	-	100		
I <sub>DDF</sub>	Self Refresh Current CE=V <sub>DD</sub> -0.2V, OE/RFSH=0.2V	TC51832P/SP/F	-	1	mA	
		TC51832PL/SPL/FL	-	100		
I <sub>I(L)</sub>	Input Leakage Current 0V≤V <sub>IN</sub> ≤V <sub>DD</sub> , All other inputs not under test=0V		-10	10	μA	
I <sub>O(L)</sub>	Output Leakage Current Output Disable, 0V≤V <sub>OUT</sub> ≤V <sub>DD</sub>		-10	10	μA	
V <sub>OH</sub>	Output High Level I <sub>OUT</sub> =-5mA		2.4	-	V	
V <sub>OL</sub>	Output Low Level I <sub>OUT</sub> =4.2mA		-	0.4	V	

TC51832P/SP/F/PL/SPL/FL-85  
 TC51832P/SP/F/PL/SPL/FL-10  
 TC51832P/SP/F/PL/SPL/FL-12

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(V<sub>DD</sub>=5V±10%, T<sub>a</sub>=0~70°C) (NOTES:5,6,7,8,9)

SYMBOL	PARAMETER	-85		-10		-12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>RC</sub>	Random Read or Write Cycle Time	135	-	160	-	190	-	ns	
t <sub>RMW</sub>	Read Modify Write Cycle Time	200	-	240	-	280	-	ns	
t <sub>CE</sub>	$\overline{CE}$ Pulse Width	85	10,000	100	10,000	120	10,000	ns	
t <sub>p</sub>	$\overline{CE}$ Precharge Time	40	-	50	-	60	-	ns	
t <sub>CEA</sub>	$\overline{CE}$ Access Time	-	85	-	100	-	120	ns	
t <sub>OEA</sub>	$\overline{OE}$ Access Time	-	35	-	40	-	50	ns	
t <sub>CLZ</sub>	$\overline{CE}$ to Output in Low-Z	10	-	10	-	10	-	ns	
t <sub>OLZ</sub>	$\overline{OE}$ to Output in Low-Z	0	-	0	-	0	-	ns	
t <sub>WLZ</sub>	Output Active from End of Write Enable	0	-	0	-	0	-	ns	
t <sub>CHZ</sub>	Chip Disable to Output in High-Z	0	25	0	30	0	35	ns	10
t <sub>OHZ</sub>	$\overline{OE}$ Disable to Output in High-Z	0	25	0	30	0	35	ns	10
t <sub>WHZ</sub>	Write Enable to Output in High-Z	0	25	0	30	0	35	ns	10
t <sub>OHc</sub>	$\overline{OE}$ Hold Time Referenced to $\overline{CE}$	0	-	0	-	0	-	ns	
t <sub>OSC</sub>	$\overline{OE}$ Set-Up Time Referenced to $\overline{CE}$	10	-	10	-	10	-	ns	
t <sub>RCS</sub>	Read Command Set-Up Time	0	-	0	-	0	-	ns	
t <sub>RCH</sub>	Read Command Hold Time	0	-	0	-	0	-	ns	
t <sub>WP</sub>	Write Pulse Width	60	-	70	-	85	-	ns	
t <sub>WCH</sub>	Write Command Hold Time	60	-	70	-	85	-	ns	
t <sub>CWL</sub>	Write Command to $\overline{CE}$ Lead Time	60	-	70	-	85	-	ns	
t <sub>DSW</sub>	Data Set-Up Time Referenced to R/W	35	-	40	-	50	-	ns	11
t <sub>DSC</sub>	Data Set-Up Time Referenced to $\overline{CE}$	35	-	40	-	50	-	ns	11
t <sub>DHW</sub>	Data Hold Time Referenced to R/W	0	-	0	-	0	-	ns	11
t <sub>DHC</sub>	Data Hold Time Referenced to $\overline{CE}$	0	-	0	-	0	-	ns	11
t <sub>ASC</sub>	Address Set-Up Time	0	-	0	-	0	-	ns	12
t <sub>AHC</sub>	Address Hold Time	20	-	25	-	30	-	ns	12
t <sub>FC</sub>	Auto Refresh Cycle Time	135	-	160	-	190	-	ns	
t <sub>RFD</sub>	$\overline{CE}$ to $\overline{RFSH}$ Delay Time	40	-	50	-	60	-	ns	
t <sub>FAP</sub>	$\overline{RFSH}$ Pulse Width (Auto Refresh)	80	8,000	80	8,000	80	8,000	ns	13
t <sub>FP</sub>	$\overline{RFSH}$ Precharge Time	30	-	30	-	30	-	ns	13
t <sub>FCE</sub>	$\overline{RFSH}$ to $\overline{CE}$ Active Delay Time	160	-	190	-	225	-	ns	13
t <sub>FAS</sub>	$\overline{RFSH}$ Pulse Width (Self Refresh)	8000	-	8000	-	8000	-	ns	13
t <sub>FRS</sub>	$\overline{CE}$ Delay Time from $\overline{RFSH}$ (Self Refresh)	160	-	190	-	225	-	ns	13

TC51832P/SP/F/PL/SPL/FL-85  
 TC51832P/SP/F/PL/SPL/FL-10  
 TC51832P/SP/F/PL/SPL/FL-12

(Continued)

SYMBOL	PARAMETER	-85		-10		-12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>FST</sub>	RFSH Set-Up Time (Refresh Counter Test)	10	30	10	30	10	30	ns	
t <sub>FHT</sub>	RFSH Hold Time (Refresh Counter Test)	65	8,000	65	8,000	65	8,000	ns	
t <sub>REF</sub>	Refresh Period	-	4	-	4	-	4	ms	
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	

**CAPACITANCE** (V<sub>DD</sub>=5V, f=1MHz, Ta=25°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
C <sub>I1</sub>	Input Capacitance (A0 ~ A14)	-	5	pF
C <sub>I2</sub>	Input Capacitance ( $\overline{CE}$ , $\overline{OE}/\overline{RFSH}$ , R/W)	-	7	pF
C <sub>IO</sub>	Input/Output Capacitance (I/O1 ~ I/O8)	-	7	pF

NOTE) This parameter is periodically sampled and is not 100% tested.

NOTES:

- 1) Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2) All voltages are referenced to GND.
- 3) IDDO depends on cycle rate.
- 4) IDDO depends on output loading. Specified values are obtained with the output open.
- 5) An initial pause of 1ms with high  $\overline{CE}$  and high  $\overline{OE}/\overline{RFSH}$  are required after power-up, before proper device operation is achieved.
- 6) AC measurements assume  $t_T=5ns$ .
- 7)  $V_{IH}(min.)$  and  $V_{IL}(max.)$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 8) Measured with a load equivalent to 2 TTL loads and 100pF.
- 9) The  $\overline{OE}/\overline{RFSH}$  input operates as the output enable input ( $\overline{OE}$ ) and refresh control input ( $\overline{RFSH}$ ) under the condition of that  $\overline{CE}=V_{IL}$  and  $\overline{CE}=V_{IH}$ , respectively.
- 10)  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11) In write cycles, the input data is latched at the earlier of R/W or  $\overline{CE}$  rising edge. Therefore the input data must be valid during set-up time ( $t_{DSW}$ ,  $t_{DSC}$ ) and hold time ( $t_{DIW}$ ,  $t_{DHC}$ ).
- 12) All address inputs are latched at the falling edge of  $\overline{CE}$ . Therefore all the address inputs must be valid during  $t_{ASC}$  and  $t_{AHC}$ .
- 13) Two refresh operation - auto refresh and self refresh are defined by the  $\overline{OE}/\overline{RFSH}$  pulse width under the condition of  $\overline{CE}=V_{IH}$ .

Auto refresh:  $\overline{OE}/\overline{RFSH}$  pulse width  $\leq t_{FAP}$  (max.)

Self refresh:  $\overline{OE}/\overline{RFSH}$  pulse width  $\geq t_{FAS}$  (min.)

The following timing parameter must be kept for proper device operation after refresh


Auto refresh:  $t_{FCE}$

Self refresh:  $t_{FRS}$




TIMING CHART

READ CYCLE




WRITE CYCLE





 : Don't care

READ MODIFY WRITE CYCLE




$\overline{CE}$  ONLY REFRESH CYCLE




 : Don't care

AUTO REFRESH CYCLE




Note) A0 ~ A14, R/W=Don't care      : Don't care

SELF REFRESH CYCLE



Note) A0 ~ A14, R/W=Don't care

REFRESH COUNTER TEST CYCLE (READ WRITE)



REFRESH COUNTER TEST

The internal refresh operation of TC51832P family can be tested by REFRESH COUNTER TEST. This cycle performs READ/WRITE operation taking the internal counter address as row address and fixed zero as column address.


The test procedure is as follows.

- ① Write "0" into all the memory cells at normal write mode.
- ② Read "0" out and write "1" in each cell by performing REFRESH COUNTER TEST. Repeat this operation 256 times.
- ③ Check "1" out of 256 bits at normal read mode, which was written at ②.
- ④ Read "1" out and write "0" in each cell by performing REFRESH COUNTER TEST. Repeat this operation 256 times.
- ⑤ Check "0" out of 256 bits at normal read mode, which was written at ④.
- ⑥ Perform the above ① to ⑤ the complement data.

TC51832P/SP/F/PL/SPL/FL-85  
 TC51832P/SP/F/PL/SPL/FL-10  
 TC51832P/SP/F/PL/SPL/FL-12

OUTLINE DRAWINGS (DIP28-P-600)

Unit in mm



NOTES: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.


These outline drawings apply to:

- TC51832P-85, TC51832PL-85
- TC51832P-10, TC51832PL-10
- TC51832P-12, TC51832PL-12

TC51832P/SP/F/PL/SPL/FL-85  
TC51832P/SP/F/PL/SPL/FL-10  
TC51832P/SP/F/PL/SPL/FL-12

OUTLINE DRAWINGS (DIP28-P-300)

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

These outline drawings apply to:


TC51832SP-85, TC51832SPL-85  
TC51832SP-10, TC51832SPL-10  
TC51832SP-12, TC51832SPL-12

TC51832P/SP/F/PL/SPL/FL-85  
 TC51832P/SP/F/PL/SPL/FL-10  
 TC51832P/SP/F/PL/SPL/FL-12

OUTLINE DRAWINGS

(SOP28-P-450)

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

These outline drawings apply to:

- TC51832F-85, TC51832FL-85
- TC51832F-10, TC51832FL-10
- TC51832F-12, TC51832FL-12

131,072 WORDS × 8 BIT CMOS PSEUDO STATIC RAM

**DESCRIPTION**

The TC518128A Family is a 1M bit high-speed CMOS Pseudo-Static RAM organized as 131,072 words by 8 bits. The TC518128A Family utilizes one transistor dynamic memory cell array with CMOS peripheral circuitry to achieve large capacity, high speed accesses, and low power requirements, using a single 5V power supply. The RFSH input allows two types of refresh operations: Auto Refresh and Self Refresh. The TC518128A Family has a static RAM-like write functionality, which allows easy interfacing to a microprocessor. The TC518128A Family is pin-compatible with the 1M bit static RAM. The TC518128AP is offered in a standard 28 pin 0.6 inch and 0.3 inch width plastic DIP. The TC518128AF is offered in a standard 28 pin 0.450 inch width small out-line plastic flat package.


**FEATURES**

- Organization: 1M bit (131,072 word × 8bit)
- Fast Access Time and Low Power Dissipation
- Single Power Supply: 5V ± 10%
- Auto refresh uses an internal counter.
- Self refresh uses an internal timer.
- All inputs and outputs : TTL compatible
- 512 refresh cycle / 8ms
- Pin Compatible: 1M SRAM (JEDEC)
- Logic Compatible: SRAM R/W Pin
- 32 Pin Standard Plastic PKG

	TC518128AP Family		
	- 80	- 10	- 12
t <sub>CEA</sub> CE Access Time	80ns	100ns	120ns
t <sub>OEa</sub> OE Access Time	35ns	40ns	50ns
t <sub>RC</sub> Cycle Time	130ns	160ns	190ns
Power Dissipation	385mW	330mW	275mW
Self Refresh Current	1mA/200µA (-L)		

AP/APL 600 mil DIP  
 ASP/ASPL 300 mil DIP  
 AF/AFL 450 mil SOP


**PIN CONNECTION**



**PIN NAMES**

A0 ~ A16	Address Inputs
RW	Read / Write Control Input
OE	Output Enable Input
RFSH	Refresh Input
CE1, CE2	Chip Enable Inputs
I/O1 ~ I/O8	Data Inputs / Outputs
V <sub>DD</sub>	Power
GND	Ground

**BLOCK DIAGRAM**





TC518128AP/ASP/AF/APL/ASPL/AFL-80  
 TC518128AP/ASP/AF/APL/ASPL/AFL-10  
 TC518128AP/ASP/AF/APL/ASPL/AFL-12

FUNCTION LOGIC

$\overline{CE1}$	CE2	$\overline{OE}$	R/W	$\overline{RFSH}$	A0 ~ A16	I/O1 ~ 8	CONDITION
L	H	L	H	H	V*	OUT	Read
L	H	*	L	H	V*	IN	Write
L	H	H	H	H	V*	HZ	CE only Refresh
H	*	*	*	L	*	HZ	Auto/Self Refresh
*	L	*	*	L	*	HZ	Auto/Self Refresh
H	*	*	*	H	*	HZ	Stand by
*	L	*	*	H	*	HZ	Stand by

- H ... High Level Input ( $V_{IN} = 6.5V \sim V_{IH} \text{ min.}$ )  
 L ... Low Level Input ( $V_{IN} = V_{IL} \text{ max.} \sim -1.0V$ )  
 \* ... Don't care ( $6.5V \sim -1.0V$ )  
 V\* ... At  $\overline{CE1}$  falling edge ( $CE2 = H$ ) or CE2 rising edge ( $\overline{CE1} = L$ ), all address inputs are "IN", and at the other condition, the address input are "\*"   
 HZ ... High Impedance

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS	NOTE
$V_{IN}$	Input Voltage	-1.0~7.0	V	1
$V_{OUT}$	Output Voltage	-1.0~7.0	V	
$V_{DD}$	Power Supply Voltage	-1.0~7.0	V	
$T_{OPR}$	Operating Temperature	0~70	°C	
$T_{STG}$	Storage Temperature	-55~150	°C	
$T_{SOLDER}$	Soldering Temperature · Time	260 · 10	°C · sec	
$P_D$	Power Dissipation	600	mW	
$I_{OUT}$	Short Circuit Output Current	50	mA	

D.C. RECOMMENDED OPERATING CONDITIONS ( $T_a = 0 \sim 70^\circ\text{C}$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT.	NOTE
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V	2
$V_{IH}$	Input High Voltage	2.4	-	6.5	V	
$V_{IL}$	Input Low Voltage	-1.0	-	0.8	V	

**TC518128AP/ASP/AF/APL/ASPL/AFL-80**  
**TC518128AP/ASP/AF/APL/ASPL/AFL-10**  
**TC518128AP/ASP/AF/APL/ASPL/AFL-12**

**D.C. ELECTRICAL CHARACTERISTICS ( $V_{DD} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ C$ )**

SYMBOL	PARAMETER	PERIOD	MIN.	TYP.	MAX.	UNITS	NOTES
$I_{DDO}$	Operating Current (Average Power Supply Operating Current) $\overline{CE1}$ , $CE2$ , Address cycling: $t_{RC} = t_{RC} \text{ min.}$	130ns	-	50	70	mA	3, 4
		160ns	-	40	60		
		190ns	-	35	50		
$I_{DDs1}$	Standby Current $\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ $\overline{RFSH} = V_{IH}$	TC518128AP/ASP/AF	-	-	2	mA	
		TC518128APL/ASPL/AFL	-	-	1		
* $I_{DDs2}$	Standby Current $\overline{CE1} = V_{DD} - 0.2V$ or $CE2 = 0.2V$ , $\overline{RFSH} = V_{DD} - 0.2V$	TC518128AP/ASP/AF	-	-	1	mA	
		TC518128APL/ASPL/AFL	-	100	200		
$I_{DDF1}$	Self Refresh Current $\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ , $\overline{RFSH} = V_{IL}$	TC518128AP/ASP/AF	-	-	2	mA	
		TC518128APL/ASPL/AFL	-	-	1		
* $I_{DDF2}$	Self Refresh Current $\overline{CE1} = V_{DD} - 0.2V$ or $CE2 = 0.2V$ , $\overline{RFSH} = 0.2V$	TC518128AP/ASP/AF	-	-	1	mA	
		TC518128APL/ASPL/AFL	-	100	200		
$I_{I(L)}$	Input Leakage Current $0V \leq V_{IN} \leq V_{DD}$ . All other Inputs not under test = $0V$		-10	-	10	$\mu A$	
$I_{O(L)}$	Output Leakage Current Output Disable ( $\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ or $\overline{OE} = V_{IH}$ or $R/W = V_{IL}$ ), $0V \leq V_{OUT} \leq V_{DD}$		-10	-	10	$\mu A$	
$V_{OH}$	Output High Level $I_{OH} = -5mA$		2.4	-	-	V	
$V_{OL}$	Output Low Level $I_{OL} = 4.2mA$		-	-	0.4	V	

Note\*) In standby mode and self refresh with  $\overline{CE1} \geq V_{DD} - 0.2V$ , these specification limits are guaranteed under the condition of  $CE2 \geq V_{DD} - 0.2V$ , or  $CE2 \leq 0.2V$ .

**CAPACITANCE ( $V_{DD} = 5V$ ,  $f = 1MHz$ ,  $T_a = 25^\circ C$ )**

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$C_{11}$	Input Capacitance (A0 ~ A16)	-	5	pF
$C_{12}$	Input Capacitance ( $\overline{CE1}$ , $CE2$ , $\overline{OE}$ , $R/W$ , $\overline{RFSH}$ )	-	7	pF
$C_{10}$	Input / Output Capacitance	-	7	pF

Note) This parameter is periodically sampled and is not 100% tested.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


( $V_{DD} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ C$ ) (NOTES: 5, 6, 7, 8)

SYMBOL	PARAMETER	- 80		- 10		- 12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>RC</sub>	Random Read, Write Cycle Time	130	-	160	-	190	-	ns	
t <sub>RMW</sub>	Read Modify Write Cycle Time	195	-	235	-	280	-	ns	
t <sub>CE</sub>	CE Pulse Width	80	10,000	100	10,000	120	10,000	ns	13
t <sub>p</sub>	CE Precharge Time	40	-	50	-	60	-	ns	
t <sub>CEA</sub>	CE Access Time	-	80	-	100	-	120	ns	
t <sub>OEa</sub>	$\overline{OE}$ Access Time	-	35	-	40	-	50	ns	
t <sub>CLZ</sub>	CE to Output in Low-Z	30	-	30	-	30	-	ns	
t <sub>OLZ</sub>	$\overline{OE}$ to Output in Low-Z	0	-	0	-	0	-	ns	
t <sub>wLZ</sub>	Output Active from End of Write	0	-	0	-	0	-	ns	
t <sub>CHZ</sub>	Chip Disable to Output in High-Z	0	25	0	30	0	35	ns	9
t <sub>OHZ</sub>	$\overline{OE}$ Disable to Output in High-Z	0	25	0	30	0	35	ns	9
t <sub>WHZ</sub>	Write Enable to Output in High-Z	0	25	0	30	0	35	ns	9
t <sub>ODS</sub>	$\overline{OE}$ Output Disable Set-Up Time	0	-	0	-	0	-	ns	
t <sub>ODH</sub>	$\overline{OE}$ Output Disable Hold Time	10	-	10	-	10	-	ns	
t <sub>RCS</sub>	Read Command Set-Up Time	0	-	0	-	0	-	ns	
t <sub>RCH</sub>	Read Command Hold Time	0	-	0	-	0	-	ns	
t <sub>WP</sub>	Write Pulse Width	60	-	70	-	85	-	ns	
t <sub>WCH</sub>	Write Command Hold Time	60	10,000	70	10,000	85	10,000	ns	
t <sub>CWL</sub>	Write Command to CE Lead Time	60	10,000	70	10,000	85	10,000	ns	
t <sub>DSW</sub>	Data Set-Up Time from R/W	30	-	35	-	45	-	ns	10
t <sub>DSC</sub>	Data Set-Up Time from CE	30	-	35	-	45	-	ns	10
t <sub>DHW</sub>	Data Hold Time from R/W	0	-	0	-	0	-	ns	10
t <sub>DHC</sub>	Data Hold Time from CE	0	-	0	-	0	-	ns	10
t <sub>ASC</sub>	Address Set-Up Time	0	-	0	-	0	-	ns	11
t <sub>AHC</sub>	Address Hold Time	20	-	25	-	30	-	ns	11
t <sub>RHC</sub>	$\overline{RFSH}$ Command Hold Time	15	-	15	-	15	-	ns	
t <sub>FC</sub>	Auto Refresh Cycle Time	130	-	160	-	190	-	ns	
t <sub>RFD</sub>	$\overline{RFSH}$ Delay Time from CE	40	-	50	-	60	-	ns	
t <sub>FAP</sub>	$\overline{RFSH}$ Pulse Width (Auto Refresh)	30	8,000	30	8,000	30	8,000	ns	12
t <sub>FP</sub>	$\overline{RFSH}$ Precharge Time	30	-	30	-	30	-	ns	12
t <sub>FAS</sub>	$\overline{RFSH}$ Pulse Width (Self Refresh)	8,000	-	8,000	-	8,000	-	ns	12
t <sub>FRS</sub>	CE Delay Time from $\overline{RFSH}$ (Self Refresh)	160	-	190	-	225	-	ns	12
t <sub>REF</sub>	Refresh Period (512 cycle, A0~A8)	-	8	-	8	-	8	ms	
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	



NOTES :

- 1) Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2) All voltages are referenced to GND.
- 3)  $I_{DDO}$  depends on cycle rate.
- 4)  $I_{DDO}$  depends on output loading. Specified values are obtained with the output open.
- 5) An initial pause of 100 $\mu$ s with high  $\overline{CE1}$  or low CE2 is required after power-up, before proper device operation is achieved.
- 6) AC measurements assume  $t_T = 5$ ns.
- 7) Timing reference level

Input Level :  $V_{IH} = 2.6V$   
 $V_{IL} = 0.6V$   
 Input Reference Level :  $V_{IH} = 2.4V$   
 $V_{IL} = 0.8V$   
 Output Reference Level:  $V_{OH} = 2.2V$   
 $V_{OL} = 0.8V$




- 8) Measured with a load equivalent to 2 TTL loads and 100pF.
- 9)  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 10) In write cycles, the input data is latched at the earlier of  $R/W$  or  $\overline{CE1}$  rising edge and CE2 falling edge. Therefore the input data must be valid during set-up time ( $t_{DSW}$  or  $t_{DSC}$ ) and hold time ( $t_{DHW}$  or  $t_{DHC}$ ).
- 11) All address inputs are latched at the falling edge of  $\overline{CE1}$  and the rising edge of CE2. Therefore the all address inputs must be valid during  $t_{ASC}$  and  $t_{AHC}$ .
- 12) Two refresh operation - auto refresh and self refresh are defined by the  $\overline{RFSH}$  pulse width under the condition of  $\overline{CE1} = V_{IH}$  or  $CE2 = V_{IL}$ .  
 Auto refresh :  $\overline{RFSH}$  pulse width  $\cong t_{FAP}$  (max.)  
 Self refresh :  $\overline{RFSH}$  pulse width  $\cong t_{FAS}$  (min.)  
 The timing parameter ( $t_{FRS}$ ) must be kept for proper device operation in the following conditions.
  - after self refresh
  - in case of " $\overline{RFSH}$ " = "L" after power-up
- 13) The timings,  $t_{CE}$  (min.) and  $T_{CE}$  (max.), must be kept for proper device operation as follows.




TIMING WAVEFORMS

READ CYCLE




WRITE CYCLE-1 (OE Fix High)




Note: The device can be operated with cycling "CE1" (or CE2) pin only, provided that "CE2" (or "CE1") is connected to  $V_{IH}$  (or  $V_{IL}$ ) level.

WRITE CYCLE - 2 ( $\overline{OE}$  Clock)



WRITE CYCLE - 3 ( $\overline{OE}$  Fix Low)




▨ : Don't care


Note: The device can be operated with cycling " $\overline{CE1}$ " (or CE2) pin only, provided that " $\overline{CE2}$ " (or " $\overline{CE1}$ ") is connected to  $V_{IH}$  (or  $V_{IL}$ ) level.

TC518128AP/ASP/AF/APL/ASPL/AFL-80  
 TC518128AP/ASP/AF/APL/ASPL/AFL-10  
 TC518128AP/ASP/AF/APL/ASPL/AFL-12

READ MODIFY WRITE CYCLE



CE ONLY REFRESH




Note : A9 ~ A16 = Don't care

▨ : Don't care

Note: The device can be operated with cycling "CE1" (or CE2) pin only, provided that "CE2" (or "CE1") is connected to  $V_{IH}$  (or  $V_{IL}$ ) level.


RFSH AUTO REFRESH



NOTE :  $\overline{OE}$ , R/W, A0~A16 = Don't care

: Don't care

SELF REFRESH



NOTE :  $\overline{OE}$ , R/W, A0~A16 = Don't care

: Don't care




TC518128AP/ASP/AF/APL/ASPL/AFL-80  
TC518128AP/ASP/AF/APL/ASPL/AFL-10  
TC518128AP/ASP/AF/APL/ASPL/AFL-12

OUTLINE DRAWINGS

(DIP32-P-600)

UNIT: mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

These outline drawings apply to:


TC518128AP-80, TC518128APL-80  
TC518128AP-10, TC518128APL-10  
TC518128AP-12, TC518128APL-12

TC518128AP/ASP/AF/APL/ASPL/AFL-80  
 TC518128AP/ASP/AF/APL/ASPL/AFL-10  
 TC518128AP/ASP/AF/APL/ASPL/AFL-12

OUTLINE DRAWINGS

(DIP32-P-300)

UNIT: mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

These outline drawings apply to:


TC518128ASP-80, TC518128ASPL-80  
 TC518128ASP-10, TC518128ASPL-10  
 TC518128ASP-12, TC518128ASPL-12

TC518128AP/ASP/AF/APL/ASPL/AFL-80  
 TC518128AP/ASP/AF/APL/ASPL/AFL-10  
 TC518128AP/ASP/AF/APL/ASPL/AFL-12

OUTLINE DRAWINGS

(SOP32-P-450)

UNIT : mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

These outline drawings apply to:

- TC518128AF-80, TC518128AFL-80
- TC518128AF-10, TC518128AFL-10
- TC518128AF-12, TC518128AFL-12

131,072 WORDS × 8 BIT CMOS PSEUDO STATIC RAM

**DESCRIPTION**

The TC518128A-LV Family is a 1M bit high-speed CMOS Pseudo-Static RAM organized as 131,072 words by 8 bits. The TC518128A-LV Family utilizes one transistor dynamic memory cell array with CMOS peripheral circuitry to achieve large capacity, high speed accesses, and low power requirements, using a single 5V power supply. The TC518128A-LV Family offers 3V data retention capability for battery back-up applications. The RFSH input allows two types of refresh operations: Auto Refresh and Self Refresh. The TC518128A-LV Family has a static RAM-like read/write functionality, which allows easy interfacing to a microprocessor. The TC518128A-LV Family is pin-compatible with the 1M bit static RAM. The TC518128APL-LV is offered in a standard 28 pin 0.6 inch and 0.3 inch width plastic DIP. The TC518128AFL-LV is offered in a standard 28 pin 0.450 inch width small out-line plastic flat package.

**FEATURES**

- Organization: 1M bit (131,072 word × 8bit)
  - Fast Access Time and Low Power Dissipation
  - Single Power Supply: 5V ± 10%
  - Data Retention Supply Voltage: 3.0V ~ 5.5V
  - Auto refresh uses an internal counter.
  - Self refresh uses an internal timer.
  - All inputs and outputs : TTL compatible
  - 512 refresh cycle / 8ms
  - Pin Compatible: 1M SRAM (JEDEC)
  - Logic Compatible: SRAM R/W Pin
  - 32 Pin Standard Plastic PKG
- |     |             |
|-----|-------------|
| APL | 600 mil DIP |
| AFL | 450 mil SOP |

		TC518128APL Family		
		- 85	- 10	- 12
t <sub>CEA</sub>	CE Access Time	80ns	100ns	120ns
t <sub>OEa</sub>	OE Access Time	35ns	40ns	50ns
t <sub>RC</sub>	Cycle Time	130ns	160ns	190ns
Power Dissipation		385mW	330mW	275mW
Self Refresh Current	5.5V	200µA		
	3.0V	100µA		

**PIN CONNECTION**


(TOP VIEW)

RFSH	1	32	V <sub>DD</sub>
A16	2	31	A15
A14	3	30	CE2
A12	4	29	R/W
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	OE
A2	10	23	A10
A1	11	22	CE1
A0	12	21	I/O8
I/O1	13	20	I/O7
I/O2	14	19	I/O6
I/O3	15	18	I/O5
GND	16	17	I/O4

**PIN NAMES**

A0 ~ A16	Address Inputs
R/W	Read / Write Control Input
OE	Output Enable Input
RFSH	Refresh Input
CE1, CE2	Chip Enable Inputs
I/O1, ~ I/O8	Data Inputs / Outputs
V <sub>DD</sub>	Power
GND	Ground

**BLOCK DIAGRAM**



FUNCTION LOGIC

$\overline{CE1}$	CE2	$\overline{OE}$	R/W	$\overline{RFSH}$	A0 ~ A16	I/O1 ~ 8	CONDITION
L	H	L	H	H	V*	OUT	Read
L	H	*	L	H	V*	IN	Write
L	H	H	H	H	V*	HZ	CE only Refresh
H	*	*	*	L	*	HZ	Auto/Self Refresh
*	L	*	*	L	*	HZ	Auto/Self Refresh
H	*	*	*	H	*	HZ	Stand by
*	L	*	*	H	*	HZ	Stand by

- H ... High Level Input ( $V_{IN} = 6.5V \sim V_{IH}$  min. )  
 L ... Low Level Input ( $V_{IN} = V_{IL}$  max.  $\sim -1.0V$ )  
 \* ... Don't care ( $6.5V \sim -1.0V$ )  
 V\* ... At  $\overline{CE1}$  falling edge (CE2 = H) or CE2 rising edge ( $\overline{CE1} = L$ ), all address inputs are "IN", and at the other condition, the address input are "\*"   
 HZ ... High Impedance

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS	NOTE
$V_{IN}$	Input Voltage	-1.0~7.0	V	1
$V_{OUT}$	Output Voltage	-1.0~7.0	V	
$V_{DD}$	Power Supply Voltage	-1.0~7.0	V	
$T_{OPR}$	Operating Temperature	0~70	°C	
$T_{STG}$	Storage Temperature	-55~150	°C	
$T_{SOLDER}$	Soldering Temperature Time	260·10	°C·sec	
$P_D$	Power Dissipation	600	mW	
$I_{OUT}$	Short Circuit Output Current	50	mA	

D.C. RECOMMENDED OPERATING CONDITIONS (Ta = 0 ~ 70 °C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT.	NOTE
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V	2
$V_{IH}$	Input High Voltage	2.4	-	6.5	V	
$V_{IL}$	Input Low Voltage	-1.0	-	0.8	V	

D.C. ELECTRICAL CHARACTERISTICS ( $V_{DD} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ C$ )

SYMBOL	PARAMETER	PERIOD	MIN.	TYP.	MAX.	UNITS	NOTES
$I_{DDO}$	Operating Current (Average Power Supply Operating Current) $\overline{CE1}$ , $CE2$ , Address cycling: $t_{RC} = t_{RC} \text{ min.}$	130ns	-	50	70	mA	3, 4
		160ns	-	40	60		
		190ns	-	35	50		
$I_{DD1}$	Standby Current, $\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ $\overline{RFSH} = V_{IH}$		-	-	1	mA	
* $I_{DD2}$	Standby Current, $\overline{CE1} = V_{DD} - 0.2V$ or $CE2 = 0.2V$ $\overline{RFSH} = V_{DD} - 0.2V$		-	100	200	$\mu A$	
$I_{DDF1}$	Self Refresh Current, $\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ $\overline{RFSH} = V_{IL}$		-	-	1	mA	
* $I_{DDF2}$	Self Refresh Current, $\overline{CE1} = V_{DD} - 0.2V$ or $CE2 = 0.2V$ $\overline{RFSH} = 0.2V$		-	100	200	$\mu A$	
$I_{i(L)}$	Input Leakage Current $0V \leq V_{IN} \leq V_{DD}$ , All other inputs not under test = $0V$		-10	-	10	$\mu A$	
$I_{o(L)}$	Output Leakage Current Output Disable ( $\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ or $\overline{OE} = V_{IH}$ or $R/W = V_{IL}$ ), $0V \leq V_{OUT} \leq V_{DD}$		-10	-	10	$\mu A$	
$V_{OH}$	Output High Level ( $I_{OH} = -5mA$ )		2.4	-	-	V	
$V_{OL}$	Output Low Level ( $I_{OL} = 4.2mA$ )		-	-	0.4	V	

Note\*) In standby mode and self refresh with  $\overline{CE1} \cong V_{DD} - 0.2V$ , these specification limits are guaranteed under the condition of  $CE2 \cong V_{DD} - 0.2V$ , or  $CE2 \leq 0.2V$ .

CAPACITANCE ( $V_{DD} = 5V$ ,  $f = 1MHz$ ,  $T_a = 25^\circ C$ )

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$C_{i1}$	Input Capacitance (A0 ~ A16)	-	5	pF
$C_{i2}$	Input Capacitance ( $\overline{CE1}$ , $CE2$ , $\overline{OE}$ , $R/W$ , $\overline{RFSH}$ )	-	7	pF
$C_{i0}$	Input/Output Capacitance	-	7	pF

Note) This parameter is periodically sampled and is not 100% tested.

**TC518128APL/AFL-80LV**  
**TC518128APL/AFL-10LV**  
**TC518128APL/AFL-12LV**

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**


( $V_{DD} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ C$ ) (NOTES: 5, 6, 7, 8)

SYMBOL	PARAMETER	- 80		- 10		- 12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$t_{RC}$	Random Read, Write Cycle Time	130	-	160	-	190	-	ns	
$t_{RMW}$	Read Modify Write Cycle Time	195	-	235	-	280	-	ns	
$t_{CE}$	CE Pulse Width	80	10,000	100	10,000	120	10,000	ns	13
$t_p$	CE Precharge Time	40	-	50	-	60	-	ns	
$t_{CEA}$	CE Access Time	-	80	-	100	-	120	ns	
$t_{OEA}$	$\overline{OE}$ Access Time	-	35	-	40	-	50	ns	
$t_{CLZ}$	CE to Output in Low-Z	30	-	30	-	30	-	ns	
$t_{OLZ}$	$\overline{OE}$ to Output in Low-Z	0	-	0	-	0	-	ns	
$t_{WLZ}$	Output Active from End of Write	0	-	0	-	0	-	ns	
$t_{CHZ}$	Chip Disable to Output in High-Z	0	25	0	30	0	35	ns	9
$t_{OHZ}$	$\overline{OE}$ Disable to Output in High-Z	0	25	0	30	0	35	ns	9
$t_{WHZ}$	Write Enable to Output in High-Z	0	25	0	30	0	35	ns	9
$t_{ODS}$	$\overline{OE}$ Output Disable Set-Up Time	0	-	0	-	0	-	ns	
$t_{ODH}$	$\overline{OE}$ Output Disable Hold Time	10	-	10	-	10	-	ns	
$t_{RCS}$	Read Command Set-Up Time	0	-	0	-	0	-	ns	
$t_{RCH}$	Read Command Hold Time	0	-	0	-	0	-	ns	
$t_{WP}$	Write Pulse Width	60	-	70	-	85	-	ns	
$t_{WCH}$	Write Command Hold Time	60	10,000	70	10,000	85	10,000	ns	
$t_{CWL}$	Write Command to CE Lead Time	60	10,000	70	10,000	85	10,000	ns	
$t_{DSW}$	Data Set-Up Time from R/W	30	-	35	-	45	-	ns	10
$t_{DSC}$	Data Set-Up Time from CE	30	-	35	-	45	-	ns	10
$t_{DHW}$	Data Hold Time from R/W	0	-	0	-	0	-	ns	10
$t_{DHC}$	Data Hold Time from CE	0	-	0	-	0	-	ns	10
$t_{ASC}$	Address Set-Up Time	0	-	0	-	0	-	ns	11
$t_{AHC}$	Address Hold Time	20	-	25	-	30	-	ns	11
$t_{RHC}$	$\overline{RFSH}$ Command Hold Time	15	-	15	-	15	-	ns	
$t_{FC}$	Auto Refresh Cycle Time	130	-	160	-	190	-	ns	
$t_{RFD}$	$\overline{RFSH}$ Delay Time from CE	40	-	50	-	60	-	ns	
$t_{FAP}$	$\overline{RFSH}$ Pulse Width (Auto Refresh)	30	8,000	30	8,000	30	8,000	ns	12
$t_{FP}$	$\overline{RFSH}$ Precharge Time	30	-	30	-	30	-	ns	12
$t_{FAS}$	$\overline{RFSH}$ Pulse Width (Self Refresh)	8,000	-	8,000	-	8,000	-	ns	12
$t_{FRS}$	CE Delay Time from $\overline{RFSH}$ (Self Refresh)	160	-	190	-	225	-	ns	12
$t_{REF}$	Refresh Period (512 cycle, A0~A8)	-	8	-	8	-	8	ms	
$t_T$	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	



NOTES :

- 1) Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2) All voltage are referenced to GND.
- 3)  $I_{DDO}$  depends on cycle rate.
- 4)  $I_{DDO}$  depends on output loading. Specified values are obtained with the output open.
- 5) An initial pause of 100 $\mu$ s with high  $\overline{CE1}$  or low CE2 is required after power-up, before proper device operation is achieved.
- 6) AC measurements assume  $t_r = 5$ ns.
- 7) Timing reference level

Input Level :  $V_{IH} = 2.6V$   
 $V_{IL} = 0.6V$   
 Input Reference Level :  $V_{IH} = 2.4V$   
 $V_{IL} = 0.8V$   
 Output Reference Level:  $V_{OH} = 2.2V$   
 $V_{OL} = 0.8V$



- 8) Measured with a load equivalent to 2 TTL loads and 100pF.
- 9)  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 10) In write cycles, the input data is latched at the earlier of R/W or  $\overline{CE1}$  rising edge and CE2 falling edge. Therefore the input data must be valid during set-up time ( $t_{DSW}$  or  $t_{DSC}$ ) and hold time ( $t_{DHW}$  or  $t_{DHC}$ ).
- 11) All address inputs are latched at the falling edge of  $\overline{CE1}$  and the rising edge of CE2. Therefore the all address inputs must be valid during  $t_{ASC}$  and  $t_{AHC}$ .
- 12) Two refresh operation - auto refresh and self refresh are defined by the  $\overline{RFSH}$  pulse width under the condition of  $\overline{CE1} = V_{IH}$  or  $CE2 = V_{IL}$ .  
 Auto refresh :  $\overline{RFSH}$  pulse width  $\leq t_{FAP}$  (max.)  
 Self refresh :  $\overline{RFSH}$  pulse width  $\geq t_{FAS}$  (min.)  
 The timing parameter ( $t_{FRS}$ ) must be kept for proper device operation in the following conditions.
  - after self refresh
  - in case of " $\overline{RFSH}$ " = "L" after power-up
- 13) The timings,  $t_{CE}$  (min.) and  $t_{CE}$  (max.), must be kept for proper device operation as follows .






DATA RETENTION CHARACTERISTICS (Ta = 0 ~ 70 °C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DH</sub>	Data Retention Supply Voltage	3.0	-	5.5	V
I <sub>DDF2</sub>	Self Refresh Current	V <sub>DH</sub> = 3.0V	40	100	μA
		V <sub>DH</sub> = 5.5V	100	200	μA
t <sub>R</sub>	Recovery Time	5	-	-	ms

\*The falling slope of V<sub>DD</sub> must be more than 50ms in order to operate the device safely. (20ms/V)




(Note) •  $\overline{OE}$ , R/W, A0~A16 = Don't care


- I<sub>DDF1</sub> is applied in  $\overline{RFSH} = V_{IL \text{ max.}}$ ,  $\overline{CE1} = V_{IH \text{ min.}}$ ,  $CE2 = V_{IL \text{ max.}}$
- At any state but Data Retention Mode, Auto Refresh or CE Only Refresh with 512cycle/8ms is required.

**TIMING WAVEFORMS**

**READ CYCLE**




**WRITE CYCLE-1 ( $\overline{OE}$  Fix High)**




Note: The device can be operated with cycling " $\overline{CE1}$ " (or CE2) pin only, provided that " $\overline{CE2}$ " (or " $\overline{CE1}$ ") is connected to  $V_{IH}$  (or  $V_{IL}$ ) level.

TC518128APL/AFL-80LV  
 TC518128APL/AFL-10LV  
 TC518128APL/AFL-12LV

WRITE CYCLE - 2 ( $\overline{OE}$  Clock)




WRITE CYCLE - 3 ( $\overline{OE}$  Fix Low)




▨ : Don't care

Note: The device can be operated with cycling "CE1" (or CE2) pin only, provided that "CE2" (or "CE1") is connected to  $V_{IH}$  (or  $V_{IL}$ ) level.

READ MODIFY WRITE CYCLE



CE ONLY REFRESH




Note : A9~A16 = Don't care

▨ : Don't care

Note: The device can be operated with cycling "CE1" (or CE2) pin only, provided that "CE2" (or "CE1") is connected to V<sub>IH</sub> (or V<sub>IL</sub>) level.

TC518128APL/AFL-80LV  
 TC518128APL/AFL-10LV  
 TC518128APL/AFL-12LV


RFSH AUTO REFRESH



NOTE :  $\overline{OE}$ , R/W, A0~A16 = Don't care

: Don't care


SELF REFRESH




NOTE :  $\overline{OE}$ , R/W, A0~A16 = Don't care

: Don't care


$I_{DDF2}$   $V_{DD}$  Characteristics



$I_{DDF2}$  Temp. Characteristics



Battery Back Up applicable example




- \*1 : Ceramic condenser
  - \*2 : Tantalum condenser
- (The large Bypass condenser is preferable, as the noise is absorbed when the power supply is switched.)

This circuit does not have memory protection. Therefore, rapid turn-off of the power supply must be avoided. Enter the Self Refresh Mode before changing to Battery Back Up Power Supply.

OUTLINE DRAWINGS

(DIP32-P-600)

UNIT: mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

These outline drawings apply to:

TC518128APL-80LV  
TC518128APL-10LV  
TC518128APL-12LV




TC518128APL/AFL-80LV  
 TC518128APL/AFL-10LV  
 TC518128APL/AFL-12LV

OUTLINE DRAWINGS

(SOP32-P-450)

UNIT : mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

These outline drawings apply to:

TC518128AFL-80LV  
 TC518128AFL-10LV  
 TC518128AFL-12LV

131,072 WORDS × 8 BIT CMOS PSEUDO STATIC RAM

**DESCRIPTION**


The TC518128A Family is a 1M bit high-speed CMOS Pseudo-Static RAM organized as 131,072 words by 8 bits. The TC518128A Family utilizes one transistor dynamic memory cell array with CMOS peripheral circuitry to achieve large capacity, high speed accesses, and low power requirements, using a single 5V power supply. The  $\overline{RFSH}$  input allows two types of refresh operations: Auto Refresh and Self Refresh. The TC518128A Family has a static RAM-like read/write functionality, which allows easy interfacing to a microprocessor. The TC518128A Family is pin-compatible with the 1M bit static RAM. The TC518128AFWL is offered in a standard 28 pin 0.525 inch width small out-line plastic flat package.

**FEATURES**

- Organization: 1M bit (131,072 word × 8bit)
- Fast Access Time and Low Power Dissipation
- Single Power Supply: 5V ± 10%
- Auto refresh uses an internal counter.
- Self refresh uses an internal timer.
- All inputs and outputs : TTL compatible
- 512 refresh cycle / 8ms
- Pin Compatible: 1M SRAM (JEDEC)
- Logic Compatible: SRAM R/W Pin
- 32 Pin Standard Plastic PKG  
525 mil SOP

	TC518128AFW Family		
	- 85	- 10	- 12
$t_{CEA}$ CE Access Time	80ns	100ns	120ns
$t_{OEA}$ $\overline{OE}$ Access Time	35ns	40ns	50ns
$t_{RC}$ Cycle Time	130ns	160ns	190ns
Power Dissipation	385mW	330mW	275mW
Self Refresh Current	1mA/200 $\mu$ A (-L)		


**PIN CONNECTION**



**PIN NAMES**

A0 ~ A16	Address Inputs
R/W	Read/Write Control Input
$\overline{OE}$	Output Enable Input
RFSH	Refresh Input
CE1, CE2	Chip Enable Inputs
I/O1 ~ I/O8	Data Inputs/Outputs
V <sub>DD</sub>	Power
GND	Ground

**BLOCK DIAGRAM**



FUNCTION LOGIC

$\overline{CE1}$	CE2	$\overline{OE}$	R/W	$\overline{RF5H}$	A0 ~ A16	I/O1 ~ 8	CONDITION
L	H	L	H	H	V*	OUT	Read
L	H	*	L	H	V*	IN	Write
L	H	H	H	H	V*	HZ	CE only Refresh
H	*	*	*	L	*	HZ	Auto/Self Refresh
*	L	*	*	L	*	HZ	Auto/Self Refresh
H	*	*	*	H	*	HZ	Stand by
*	L	*	*	H	*	HZ	Stand by

H ... High Level Input ( $V_{IN} = 6.5V \sim V_{IH}$  min. )

L ... Low Level Input ( $V_{IN} = V_{IL}$  max.  $\sim -1.0V$ )

\* ... Don't care ( $6.5V \sim -1.0V$ )

V\* ... At  $\overline{CE1}$  falling edge (CE2 = H) or CE2 rising edge ( $\overline{CE1} = L$ ), all address inputs are "IN", and at the other condition, the address input are "\*".

HZ ... High Impedance

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS	NOTE
$V_{IN}$	Input Voltage	-1.0~7.0	V	1
$V_{OUT}$	Output Voltage	-1.0~7.0	V	
$V_{DD}$	Power Supply Voltage	-1.0~7.0	V	
$T_{OPR}$	Operating Temperature	0~70	°C	
$T_{STG}$	Storage Temperature	-55~150	°C	
$T_{SOLDER}$	Soldering Temperature · Time	260 · 10	°C · sec	
$P_D$	Power Dissipation	600	mW	
$I_{OUT}$	Short Circuit Output Current	50	mA	

D.C. RECOMMENDED OPERATING CONDITIONS (Ta = 0 ~ 70 °C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT.	NOTE
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V	2
$V_{IH}$	Input High Voltage	2.4	-	6.5	V	
$V_{IL}$	Input Low Voltage	-1.0	-	0.8	V	

D.C. ELECTRICAL CHARACTERISTICS ( $V_{DD} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ C$ )

SYMBOL	PARAMETER	PERIOD	MIN.	TYP.	MAX.	UNITS	NOTES
$I_{DDO}$	Operating Current (Average Power Supply Operating Current) $\overline{CE1}$ , CE2, Address cycling: $t_{RC} = t_{RC} \text{ min.}$	130ns	-	50	70	mA	3, 4
		160ns	-	40	60		
		190ns	-	35	50		
$I_{DD51}$	Standby Current $\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ $\overline{RFSH} = V_{IH}$	TC518128AFW	-	-	2	mA	
		TC518128AFWL	-	-	1		
* $I_{DD52}$	Standby Current $\overline{CE1} = V_{DD} - 0.2V$ or $CE2 = 0.2V$ , $\overline{RFSH} = V_{DD} - 0.2V$	TC518128AFW	-	-	1	mA	
		TC518128AFWL	-	100	200		
$I_{DDF1}$	Self Refresh Current $\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ , $\overline{RFSH} = V_{IL}$	TC518128AFW	-	-	2	mA	
		TC518128AFWL	-	-	1		
* $I_{DDF2}$	Self Refresh Current $\overline{CE1} = V_{DD} - 0.2V$ or $CE2 = 0.2V$ , $\overline{RFSH} = 0.2V$	TC518128AFW	-	-	1	mA	
		TC518128AFWL	-	100	200		
$I_{I(L)}$	Input Leakage Current $0V \leq V_{IN} \leq V_{DD}$ , All other Inputs not under test = $0V$		-10	-	10	$\mu A$	
$I_{O(L)}$	Output Leakage Current Output Disable ( $\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ or $\overline{OE} = V_{IH}$ or $R/W = V_{IL}$ ), $0V \leq V_{OUT} \leq V_{DD}$		-10	-	10	$\mu A$	
$V_{OH}$	Output High Level $I_{OH} = -5mA$		2.4	-	-	V	
$V_{OL}$	Output Low Level $I_{OL} = 4.2mA$		-	-	0.4	V	

Note\*) In standby mode and self refresh with  $\overline{CE1} \geq V_{DD} - 0.2V$ , these specification limits are guaranteed under the condition of  $CE2 \geq V_{DD} - 0.2V$ , or  $CE2 \leq 0.2V$ .

CAPACITANCE ( $V_{DD} = 5V$ ,  $f = 1MHz$ ,  $T_a = 25^\circ C$ )

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$C_{11}$	Input Capacitance (A0 ~ A16)	-	5	pF
$C_{12}$	Input Capacitance ( $\overline{CE1}$ , CE2, $\overline{OE}$ , R/W, $\overline{RFSH}$ )	-	7	pF
$C_{10}$	Input / Output Capacitance	-	7	pF

Note) This parameter is periodically sampled and is not 100% tested.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

( $V_{DD} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ C$ ) (NOTES: 5, 6, 7, 8)


SYMBOL	PARAMETER	-80		-10		-12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>RC</sub>	Random Read, Write Cycle Time	130	-	160	-	190	-	ns	
t <sub>RMW</sub>	Read Modify Write Cycle Time	195	-	235	-	280	-	ns	
t <sub>CE</sub>	CE Pulse Width	80	10,000	100	10,000	120	10,000	ns	13
t <sub>p</sub>	CE Precharge Time	40	-	50	-	60	-	ns	
t <sub>CEA</sub>	CE Access Time	-	80	-	100	-	120	ns	
t <sub>OEa</sub>	$\overline{OE}$ Access Time	-	35	-	40	-	50	ns	
t <sub>CLZ</sub>	CE to Output in Low-Z	30	-	30	-	30	-	ns	
t <sub>OLZ</sub>	$\overline{OE}$ to Output in Low-Z	0	-	0	-	0	-	ns	
t <sub>WLZ</sub>	Output Active from End of Write	0	-	0	-	0	-	ns	
t <sub>CHZ</sub>	Chip Disable to Output in High-Z	0	25	0	30	0	35	ns	9
t <sub>OHZ</sub>	$\overline{OE}$ Disable to Output in High-Z	0	25	0	30	0	35	ns	9
t <sub>WHZ</sub>	Write Enable to Output in High-Z	0	25	0	30	0	35	ns	9
t <sub>ODS</sub>	$\overline{OE}$ Output Disable Set-Up Time	0	-	0	-	0	-	ns	
t <sub>ODH</sub>	$\overline{OE}$ Output Disable Hold Time	10	-	10	-	10	-	ns	
t <sub>RCs</sub>	Read Command Set-Up Time	0	-	0	-	0	-	ns	
t <sub>RCH</sub>	Read Command Hold Time	0	-	0	-	0	-	ns	
t <sub>WP</sub>	Write Pulse Width	60	-	70	-	85	-	ns	
t <sub>WCH</sub>	Write Command Hold Time	60	10,000	70	10,000	85	10,000	ns	
t <sub>CWL</sub>	Write Command to CE Lead Time	60	10,000	70	10,000	85	10,000	ns	
t <sub>DSW</sub>	Data Set-Up Time from R/W	30	-	35	-	45	-	ns	10
t <sub>DSC</sub>	Data Set-Up Time from CE	30	-	35	-	45	-	ns	10
t <sub>DHW</sub>	Data Hold Time from R/W	0	-	0	-	0	-	ns	10
t <sub>DHC</sub>	Data Hold Time from CE	0	-	0	-	0	-	ns	10
t <sub>ASC</sub>	Address Set-Up Time	0	-	0	-	0	-	ns	11
t <sub>AHC</sub>	Address Hold Time	20	-	25	-	30	-	ns	11
t <sub>RHC</sub>	RFSH Command Hold Time	15	-	15	-	15	-	ns	
t <sub>FC</sub>	Auto Refresh Cycle Time	130	-	160	-	190	-	ns	
t <sub>RFD</sub>	RFSH Delay Time from CE	40	-	50	-	60	-	ns	
t <sub>FAP</sub>	RFSH Pulse Width (Auto Refresh)	30	8,000	30	8,000	30	8,000	ns	12
t <sub>FP</sub>	RFSH Precharge Time	30	-	30	-	30	-	ns	12
t <sub>FAS</sub>	RFSH Pulse Width (Self Refresh)	8,000	-	8,000	-	8,000	-	ns	12
t <sub>FRS</sub>	CE Delay Time from RFSH (Self Refresh)	160	-	190	-	225	-	ns	12
t <sub>REF</sub>	Refresh Period (512 cycle, A0~A8)	-	8	-	8	-	8	ms	
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	

NOTES:



- 1) Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2) All voltage are referenced to GND.
- 3)  $I_{DDO}$  depends on cycle rate.
- 4)  $I_{DDO}$  depends on output loading. Specified values are obtained with the output open.
- 5) An initial pause of 100 $\mu$ s with high  $\overline{CE1}$  or low CE2 is required after power-up, before proper device operation is achieved.
- 6) AC measurements assume  $t_r = 5$ ns.

7) Timing reference level

Input Level :  $V_{IH} = 2.6V$   
 $V_{IL} = 0.6V$   
 Input Reference Level :  $V_{IH} = 2.4V$   
 $V_{IL} = 0.8V$   
 Output Reference Level:  $V_{OH} = 2.2V$   
 $V_{OL} = 0.8V$




- 8) Measured with a load equivalent to 2 TTL loads and 100pF.
- 9)  $t_{CIHZ}$ ,  $t_{OIHZ}$ ,  $t_{WHZ}$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 10) In write cycles, the input data is latched at the earlier of R/W or  $\overline{CE1}$  rising edge and CE2 falling edge. Therefore the input data must be valid during set-up time ( $t_{DSW}$  or  $t_{DSC}$ ) and hold time ( $t_{DHW}$  or  $t_{DHC}$ ).
- 11) All address inputs are latched at the falling edge of  $\overline{CE1}$  and the rising edge of CE2. Therefore all address inputs must be valid during  $t_{ASC}$  and  $t_{AHC}$ .
- 12) Two refresh operation - auto refresh and self refresh are defined by the  $\overline{RFSH}$  pulse width under the condition of  $\overline{CE1} = V_{IH}$  or  $CE2 = V_{IL}$ .  
 Auto refresh:  $\overline{RFSH}$  pulse width  $\leq t_{FAP}$  (max.)  
 Self refresh :  $\overline{RFSH}$  pulse width  $\geq t_{FAS}$  (min.)  
 The timing parameter ( $t_{FRS}$ ) must be kept for proper device operation in the following conditions.
  - after self refresh
  - in case of " $\overline{RFSH}$ " = "L" after power-up
- 13) The timings,  $t_{CE}$  (min.) and  $t_{CE}$  (max.), must be kept for proper device operation as follows.




TIMING WAVEFORMS

READ CYCLE




WRITE CYCLE-1 ( $\overline{OE}$  Fix High)




▨ : Don't care

Note: The device can be operated with cycling " $\overline{CE1}$ " (or CE2) pin only, provided that " $\overline{CE2}$ " (or " $\overline{CE1}$ ") is connected to  $V_{IH}$  (or  $V_{IL}$ ) level.

WRITE CYCLE - 2 ( $\overline{\text{OE}}$  Clock)



WRITE CYCLE - 3 ( $\overline{\text{OE}}$  Fix Low)




: Don't care

Note: The device can be operated with cycling " $\overline{\text{CE1}}$ " (or  $\overline{\text{CE2}}$ ) pin only, provided that " $\overline{\text{CE2}}$ " (or " $\overline{\text{CE1}}$ ") is connected to  $V_{IH}$  (or  $V_{IL}$ ) level.




TC518128AFW/AFWL-80  
 TC518128AFW/AFWL-10  
 TC518128AFW/AFWL-12

READ MODIFY WRITE CYCLE



CE ONLY REFRESH




Note.: A9 ~ A16 = Don't care

▨: Don't care

Note: The device can be operated with cycling "CE1" (or CE2) pin only, provided that "CE2" (or "CE1") is connected to  $V_{IH}$  (or  $V_{IL}$ ) level.


RFSH AUTO REFRESH



NOTE :  $\overline{OE}$ , R/W, A0~A16 = Don't care

: Don't care

SELF REFRESH




NOTE :  $\overline{OE}$ , R/W, A0~A16 = Don't care

: Don't care

OUTLINE DRAWINGS

(SOP32-P-525)

單位: mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

# TC518128AFWL-80LV, TC518128AFWL-10LV TC518128AFWL-12LV

131,072 WORDS × 8 BIT CMOS PSEUDO STATIC RAM

## DESCRIPTION

The TC518128A-LV Family is a 1M bit high-speed CMOS Pseudo-Static RAM organized as 131,072 words by 8 bits. The TC518128A-LV Family utilizes one transistor dynamic memory cell array with CMOS peripheral circuitry to achieve large capacity, high speed accesses, and low power requirements, using a single 5V power supply. The TC518128A-LV Family offers 3V data retention capability for battery back-up applications. The  $\overline{RFSH}$  input allows two types of refresh operations: Auto Refresh and Self Refresh. The TC518128A-LV Family has a static RAM-like read/write functionality, which allows easy interfacing to a microprocessor. The TC518128AFWL-LV Family is pin-compatible with the 1M bit static RAM. The TC518128AFWL-LV is offered in a standard 28 pin 0.525 inch width small out-line plastic flat package.

## FEATURES

- Organization: 1M bit (131,072 word × 8bit)
- Fast Access Time and Low Power Dissipation
- Single Power Supply:  $5V \pm 10\%$
- Data Retention Supply Voltage: 3.0V ~ 5.5V
- Auto refresh uses an internal counter.
- Self refresh uses an internal timer.
- All inputs and outputs : TTL compatible
- 512 refresh cycle /8ms
- Pin Compatible: 1M SRAM (JEDEC)
- Logic Compatible: SRAM R/W Pin
- 32 Pin Standard Plastic 525 mil SOP

	TC518128AFW Family		
	-80	-10	-12
$t_{CEA}$ CE Access Time	80ns	100ns	120ns
$t_{OEA}$ $\overline{OE}$ Access Time	35ns	40ns	50ns
$t_{RC}$ Cycle Time	130ns	160ns	190ns
Power Dissipation	385mW	330mW	275mW
Self Refresh Current	5.5V	200 $\mu$ A	
	3.0V	100 $\mu$ A	

## PIN CONNECTION


(TOP VIEW)

RFSH	1	32	V <sub>DD</sub>
A16	2	31	A15
A14	3	30	CE2
A12	4	29	R/W
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	$\overline{OE}$
A2	10	23	A10
A1	11	22	$\overline{CE1}$
A0	12	21	I/O8
I/O1	13	20	I/O7
I/O2	14	19	I/O6
I/O3	15	18	I/O5
GND	16	17	I/O4

## PIN NAMES

A0 ~ A16	Address Inputs
R/W	Read / Write Control Input
$\overline{OE}$	Output Enable Input
RFSH	Refresh Input
$\overline{CE1}$ , CE2	Chip Enable Inputs
I/O1 ~ I/O8	Data Inputs / Outputs
V <sub>DD</sub>	Power
GND	Ground

## BLOCK DIAGRAM



# TC518128AFWL-80LV, TC518128AFWL-10LV TC518128AFWL-12LV

## FUNCTION LOGIC

$\overline{CE1}$	CE2	$\overline{OE}$	R/W	RFSH	A0 ~ A16	I/O1 ~ 8	CONDITION
L	H	L	H	H	V*	OUT	Read
L	H	*	L	H	V*	IN	Write
L	H	H	H	H	V*	HZ	CE only Refresh
H	*	*	*	L	*	HZ	Auto/Self Refresh
*	L	*	*	L	*	HZ	Auto/Self Refresh
H	*	*	*	H	*	HZ	Stand by
*	L	*	*	H	*	HZ	Stand by

H ... High Level Input ( $V_{IN} = 6.5V \sim V_{IH}$  min. )

L ... Low Level Input ( $V_{IN} = V_{IL}$  max.  $\sim -1.0V$ )

\* ... Don't care ( $6.5V \sim -1.0V$ )

V\* ... At  $\overline{CE1}$  falling edge ( $CE2 = H$ ) or CE2 rising edge ( $\overline{CE1} = L$ ), all address inputs are "IN", and at the other condition, the address input are "\*".

HZ ... High Impedance

## ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS	NOTE
$V_{IN}$	Input Voltage	-1.0~7.0	V	1
$V_{OUT}$	Output Voltage	-1.0~7.0	V	
$V_{DD}$	Power Supply Voltage	-1.0~7.0	V	
$T_{OPR}$	Operating Temperature	0~70	°C	
$T_{STG}$	Storage Temperature	-55~150	°C	
$T_{SOLDER}$	Soldering Temperature · Time	260 · 10	°C · sec	
$P_D$	Power Dissipation	600	mW	
$I_{OUT}$	Short Circuit Output Current	50	mA	

## D.C. RECOMMENDED OPERATING CONDITIONS ( $T_a = 0 \sim 70^\circ C$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT.	NOTE
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V	2
$V_{IH}$	Input High Voltage	2.4	-	6.5	V	
$V_{IL}$	Input Low Voltage	-1.0	-	0.8	V	

# TC518128AFWL-80LV, TC518128AFWL-10LV TC518128AFWL-12LV

## D.C. ELECTRICAL CHARACTERISTICS ( $V_{DD} = 5V \pm 10\%$ , $T_a = 0 \sim 70^\circ C$ )

SYMBOL	PARAMETER	PERIOD	MIN.	TYP.	MAX.	UNITS	NOTES
$I_{DDO}$	Operating Current (Average Power Supply Operating Current) $\overline{CE1}$ , CE2, Address cycling: $t_{RC} = t_{RC} \text{ min.}$	130ns	-	50	70	mA	3, 4
		160ns	-	40	60		
		190ns	-	35	50		
$I_{DDs1}$	Standby Current, $\overline{CE1} = V_{IH}$ or CE2 = $V_{IL}$ $\overline{RFSH} = V_{IH}$		-	-	1	mA	
* $I_{DDs2}$	Standby Current, $\overline{CE1} = V_{DD} - 0.2V$ or CE2 = 0.2V $\overline{RFSH} = V_{DD} - 0.2V$		-	100	200	$\mu A$	
$I_{DDF1}$	Self Refresh Current, $\overline{CE1} = V_{IH}$ or CE2 = $V_{IL}$ $\overline{RFSH} = V_{IL}$		-	-	1	mA	
* $I_{DDF2}$	Self Refresh Current, $\overline{CE1} = V_{DD} - 0.2V$ or CE2 = 0.2V $\overline{RFSH} = 0.2V$		-	100	200	$\mu A$	
$I_{I(L)}$	Input Leakage Current $0V \leq V_{IN} \leq V_{DD}$ , All other inputs not under test = 0V		-10	-	10	$\mu A$	
$I_{O(L)}$	Output Leakage Current Output Disable ( $\overline{CE1} = V_{IH}$ or CE2 = $V_{IL}$ or $\overline{OE} = V_{IH}$ or $\overline{RW} = V_{IL}$ ), $0V \leq V_{OUT} \leq V_{DD}$		-10	-	10	$\mu A$	
$V_{OH}$	Output High Level ( $I_{OH} = -5mA$ )		2.4	-	-	V	
$V_{OL}$	Output Low Level ( $I_{OL} = 4.2mA$ )		-	-	0.4	V	

Note\*) In standby mode and self refresh with  $\overline{CE1} \geq V_{DD} - 0.2V$ , these specification limits are guaranteed under the condition of CE2  $\geq V_{DD} - 0.2V$ , or CE2  $\leq 0.2V$ .

## CAPACITANCE ( $V_{DD} = 5V$ , $f = 1MHz$ , $T_a = 25^\circ C$ )

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$C_{I1}$	Input Capacitance (A0 ~ A16)	-	5	pF
$C_{I2}$	Input Capacitance ( $\overline{CE1}$ , CE2, $\overline{OE}$ , $\overline{RW}$ , $\overline{RFSH}$ )	-	7	pF
$C_{I0}$	Input/Output Capacitance	-	7	pF

Note) This parameter is periodically sampled and is not 100% tested.

# TC518128AFWL-80LV, TC518128AFWL-10LV TC518128AFWL-12LV

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

( $V_{DD} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ C$ ) (NOTES: 5, 6, 7, 8)

SYMBOL	PARAMETER	-80		-10		-12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$t_{RC}$	Random Read, Write Cycle Time	130	-	160	-	190	-	ns	
$t_{RMW}$	Read Modify Write Cycle Time	195	-	235	-	280	-	ns	
$t_{CE}$	CE Pulse Width	80	10,000	100	10,000	120	10,000	ns	13
$t_p$	CE Precharge Time	40	-	50	-	60	-	ns	
$t_{CEA}$	CE Access Time	-	80	-	100	-	120	ns	
$t_{OEA}$	$\overline{OE}$ Access Time	-	35	-	40	-	50	ns	
$t_{CLZ}$	CE to Output in Low-Z	30	-	30	-	30	-	ns	
$t_{OLZ}$	$\overline{OE}$ to Output in Low-Z	0	-	0	-	0	-	ns	
$t_{WLZ}$	Output Active from End of Write	0	-	0	-	0	-	ns	
$t_{CHZ}$	Chip Disable to Output in High-Z	0	25	0	30	0	35	ns	9
$t_{OHZ}$	$\overline{OE}$ Disable to Output in High-Z	0	25	0	30	0	35	ns	9
$t_{WHZ}$	Write Enable to Output in High-Z	0	25	0	30	0	35	ns	9
$t_{ODS}$	$\overline{OE}$ Output Disable Set-Up Time	0	-	0	-	0	-	ns	
$t_{ODH}$	$\overline{OE}$ Output Disable Hold Time	10	-	10	-	10	-	ns	
$t_{RCS}$	Read Command Set-Up Time	0	-	0	-	0	-	ns	
$t_{RCH}$	Read Command Hold Time	0	-	0	-	0	-	ns	
$t_{WP}$	Write Pulse Width	60	-	70	-	85	-	ns	
$t_{WCH}$	Write Command Hold Time	60	10,000	70	10,000	85	10,000	ns	
$t_{CWL}$	Write Command to CE Lead Time	60	10,000	70	10,000	85	10,000	ns	
$t_{DSW}$	Data Set-Up Time from R/W	30	-	35	-	45	-	ns	10
$t_{DSC}$	Data Set-Up Time from CE	30	-	35	-	45	-	ns	10
$t_{DHW}$	Data Hold Time from R/W	0	-	0	-	0	-	ns	10
$t_{DHC}$	Data Hold Time from CE	0	-	0	-	0	-	ns	10
$t_{ASC}$	Address Set-Up Time	0	-	0	-	0	-	ns	11
$t_{AHC}$	Address Hold Time	20	-	25	-	30	-	ns	11
$t_{RHC}$	$\overline{RFSH}$ Command Hold Time	15	-	15	-	15	-	ns	
$t_{FC}$	Auto Refresh Cycle Time	130	-	160	-	190	-	ns	
$t_{RFD}$	$\overline{RFSH}$ Delay Time from CE	40	-	50	-	60	-	ns	
$t_{FAP}$	$\overline{RFSH}$ Pulse Width (Auto Refresh)	30	8,000	30	8,000	30	8,000	ns	12
$t_{FP}$	$\overline{RFSH}$ Precharge Time	30	-	30	-	30	-	ns	12
$t_{FAS}$	$\overline{RFSH}$ Pulse Width (Self Refresh)	8,000	-	8,000	-	8,000	-	ns	12
$t_{FRS}$	CE Delay Time from $\overline{RFSH}$ (Self Refresh)	160	-	190	-	225	-	ns	12
$t_{REF}$	Refresh Period (512 cycle, A0~A8)	-	8	-	8	-	8	ms	
$t_T$	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	


**NOTES :**

- 1) Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2) All voltage are referenced to GND.
- 3)  $I_{DDO}$  depends on cycle rate.
- 4)  $I_{DDO}$  depends on output loading. Specified values are obtained with the output open.
- 5) An initial pause of 100 $\mu$ s with high  $\overline{CE1}$  or low CE2 is required after power-up, before proper device operation is achieved.
- 6) AC measurements assume  $t_T = 5ns$ .
- 7) Timing reference level

Input Level :  $V_{IH} = 2.6V$   
 $V_{IL} = 0.6V$

Input Reference Level :  $V_{IH} = 2.4V$   
 $V_{IL} = 0.8V$



Output Reference Level:  $V_{OH} = 2.2V$   
 $V_{OL} = 0.8V$



- 8) Measured with a load equivalent to 2 TTL loads and 100pF.
- 9)  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 10) In write cycles, the input data is latched at the earlier of R/W or  $\overline{CE1}$  rising edge and CE2 falling edge. Therefore the input data must be valid during set-up time ( $t_{DSW}$  or  $t_{DSC}$ ) and hold time ( $t_{DHW}$  or  $t_{DHC}$ ).
- 11) All address inputs are latched at the falling edge of  $\overline{CE1}$  and the rising edge of CE2. Therefore all address inputs must be valid during  $t_{ASC}$  and  $t_{AHC}$ .
- 12) Two refresh operation - auto refresh and self refresh are defined by the  $\overline{RFSH}$  pulse width under the condition of  $\overline{CE1} = V_{IH}$  or  $CE2 = V_{IL}$ .
  - Auto refresh :  $\overline{RFSH}$  pulse width  $\leq t_{FAP}(\max.)$
  - Self refresh :  $\overline{RFSH}$  pulse width  $\geq t_{FAS}(\min.)$

The timing parameter ( $t_{FRS}$ ) must be kept for proper device operation in the following conditions.

  - after self refresh
  - in case of " $\overline{RFSH}$ " = "L" after power-up
- 13) The timings,  $t_{CE}(\min.)$  and  $T_{CE}(\max.)$ , must be kept for proper device operation as follows.






# TC518128AFWL-80LV, TC518128AFWL-10LV TC518128AFWL-12LV

## DATA RETENTION CHARACTERISTICS (Ta = 0 ~ 70 °C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	
V <sub>DH</sub>	Data Retention Supply Voltage	3.0	-	5.5	V	
I <sub>DDF2</sub>	Self Refresh Current	V <sub>DH</sub> = 3.0V	-	40	100	μA
		V <sub>DH</sub> = 5.5V	-	100	200	μA
t <sub>R</sub>	Recovery Time	5	-	-	mS	

\*The falling slope of V<sub>DD</sub> must be more than 50ms in order to operate the device safely. (20ms/V)




(Note) •  $\overline{OE}$ , R/W, A0~A16 = Don't care

- I<sub>DDF1</sub> is applied in  $\overline{RFSH} = V_{IL \text{ max.}}$ ,  $\overline{CE1} = V_{IH \text{ min.}}$ ,  $CE2 = V_{IL \text{ max.}}$ .
- At any state but Data Retention Mode, Auto Refresh or CE Only Refresh with 512cycle/8ms is required.


# TC518128AFWL-80LV, TC518128AFWL-10LV TC518128AFWL-12LV

## TIMING WAVEFORMS

### READ CYCLE



### WRITE CYCLE-1 ( $\overline{OE}$ Fix High)




▨ : Don't care


Note: The device can be operated with cycling " $\overline{CE1}$ " (or  $\overline{CE2}$ ) pin only, provided that " $\overline{CE2}$ " (or " $\overline{CE1}$ ") is connected to  $V_{IH}$  (or  $V_{IL}$ ) level.

# TC518128AFWL-80LV, TC518128AFWL-10LV TC518128AFWL-12LV

## WRITE CYCLE - 2 ( $\overline{OE}$ Clock)




## WRITE CYCLE - 3 ( $\overline{OE}$ Fix Low)




▨ : Don't care

Note: The device can be operated with cycling " $\overline{CE1}$ " (or  $\overline{CE2}$ ) pin only, provided that " $\overline{CE2}$ " (or " $\overline{CE1}$ ") is connected to  $V_{IH}$  (or  $V_{IL}$ ) level.

READ MODIFY WRITE CYCLE



CE ONLY REFRESH




Note : A9~A16 = Don't care

▨ : Don't care

Note: The device can be operated with cycling "CE1" (or CE2) pin only, provided that "CE2" (or "CE1") is connected to  $V_{IH}$  (or  $V_{IL}$ ) level.

# TC518128AFWL-80LV, TC518128AFWL-10LV TC518128AFWL-12LV


## RFSH AUTO REFRESH



NOTE :  $\overline{OE}$ , R/W, A0~A16 = Don't care



: Don't care

## SELF REFRESH




NOTE :  $\overline{OE}$ , R/W, A0~A16 = Don't care

: Don't care



# TC518128AFWL-80LV, TC518128AFWL-10LV TC518128AFWL-12LV

## Battery Back Up applicable example



\*1 : Ceramic condenser

\*2 : Tantalum condenser

(The large Bypass condenser is preferable, as the noise is absorbed when the power supply is switched.)


This circuit does not have memory protection. Therefore, rapid turn off of the power supply must be avoided. Enter the Self Refresh Mode before changing to Battery Back Up Power Supply.

# TC518128AFWL-80LV, TC518128AFWL-10LV TC518128AFWL-12LV

## OUTLINE DRAWINGS

(SOP32-P-525)

單位 : mm



**Note:** Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.





131,072 WORDS × 8 BIT CMOS PSEUDO STATIC RAM

**DESCRIPTION**

The TC518129A Family is a 1M bit high-speed CMOS Pseudo-Static RAM organized as 131,072 words by 8 bits. The TC518129A Family utilizes one transistor dynamic memory cell array with CMOS peripheral circuitry to achieve large capacity, high speed accesses, and low power requirements, using a single 5V power supply. The RFSH input allows two types of refresh operations: Auto Refresh and Self Refresh. The TC518129A Family has a static RAM-like write functionality, which allows easy interfacing to a microprocessor. The TC518129A Family is pin-compatible with the 1M bit static RAM. The TC518129AP is offered in a standard 28 pin 0.6 inch and 0.3 inch width plastic DIP. The TC518129AF is offered in a standard 28 pin 0.450 inch width small out-line plastic flat package.


**FEATURES**

- Organization: 1M bit (131,072 word × 8bit)
- Fast Access Time and Low Power Dissipation
- Single Power Supply: 5V ± 10%
- Auto refresh uses an internal counter.
- Self refresh uses an internal timer.
- All inputs and outputs : TTL compatible
- CS standby cycle is available
- 512 refresh cycle/8ms
- Pin Compatible: 1M SRAM (JEDEC)
- Logic Compatible: SRAM R/W Pin
- 32 Pin Standard Plastic PKG

	TC518129AP Family		
	- 80	- 10	- 12
t <sub>CEA</sub> $\overline{CE}$ Access Time	80ns	100ns	120ns
t <sub>OE</sub> $\overline{OE}$ Access Time	35ns	40ns	50ns
t <sub>RC</sub> Cycle Time	130ns	160ns	190ns
Power Dissipation	385mW	330mW	275mW
Self Refresh Current	1mA/200µA (-L)		

AP/APL 600 mil DIP  
 ASP/ASPL 300 mil DIP  
 AF/AFL 450 mil SOP


**PIN CONNECTION**



**PIN NAMES**

A0 ~ A16	Address Inputs
R/W	Read / Write Control Input
$\overline{OE}$	Output Enable Input
RFSH	Refresh Input
CS	Chip select Input
I/O1 ~ I/O8	Data Inputs / Outputs
V <sub>DD</sub>	Power
GND	Ground

**BLOCK DIAGRAM**



FUNCTION LOGIC

$\overline{CE}$	CS	$\overline{OE}$	R/W	RFSH	A0 ~ A16	I/O1 ~ 8	CONDITION
↓	H	L	H	H	V*	OUT	Read
↓	H	*	L	H	V*	IN	Write
↓	H	H	H	H	V*	HZ	$\overline{CE}$ only Refresh
L	L	*	*	*	*	HZ	CS standby
H	*	*	*	L	*	HZ	Auto/Self Refresh
H	*	*	*	H	*	HZ	Stand by

H ... High Level Input ( $V_{IN} = 6.5V \sim V_{IH}$  min. )

L ... Low Level Input ( $V_{IN} = V_{IL}$  max.  $\sim -1.0V$ )

\* ... Don't care ( $6.5V \sim -1.0V$ )

V\* ... At  $\overline{CE}$  falling edge, all address inputs are "IN", and at the other condition, the address input are "\*\*".

HZ ... High Impedance

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS	NOTE
$V_{IN}$	Input Voltage	-1.0~7.0	V	1
$V_{OUT}$	Output Voltage	-1.0~7.0	V	
$V_{DD}$	Power Supply Voltage	-1.0~7.0	V	
$T_{OPR}$	Operating Temperature	0~70	°C	
$T_{STG}$	Storage Temperature	-55~150	°C	
$T_{SOLDER}$	Soldering Temperature · Time	260 · 10	°C · sec	
$P_D$	Power Dissipation	600	mW	
$I_{OUT}$	Short Circuit Output Current	50	mA	

D.C. RECOMMENDED OPERATING CONDITIONS ( $T_a = 0 \sim 70^\circ C$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT.	NOTE
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V	2
$V_{IH}$	Input High Voltage	2.4	-	6.5	V	
$V_{IL}$	Input Low Voltage	-1.0	-	0.8	V	

TC518129AP/ASP/AF/APL/ASPL/AFL-80  
 TC518129AP/ASP/AF/APL/ASPL/AFL-10  
 TC518129AP/ASP/AF/APL/ASPL/AFL-12

D.C. ELECTRICAL CHARACTERISTICS ( $V_{DD} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ C$ )

SYMBOL	PARAMETER	PERIOD	MIN.	TYP.	MAX.	UNITS	NOTES
I <sub>DDO</sub>	Operating Current (Average Power Supply Operating Current) $\overline{CE}$ , Address cycling: $t_{RC} = t_{RC}$ min.	130ns	-	50	70	mA	3, 4
		160ns	-	40	60		
		190ns	-	35	50		
I <sub>DDs1</sub>	Standby Current $\overline{CE} = V_{IH}$ $\overline{RFSH} = V_{IH}$	TC518129AP/ASP/AF	-	-	2	mA	
		TC518129APL/ASPL/AFL	-	-	1		
I <sub>DDs2</sub>	Standby Current $\overline{CE} = V_{DD} - 0.2V$ $\overline{RFSH} = V_{DD} - 0.2V$	TC518129AP/ASP/AF	-	-	1	mA	
		TC518129APL/ASPL/AFL	-	100	200		
I <sub>DDF1</sub>	Self Refresh Current $\overline{CE} = V_{IH}$ $\overline{RFSH} = V_{IL}$	TC518129AP/ASP/AF	-	-	2	mA	
		TC518129APL/ASPL/AFL	-	-	1		
I <sub>DDF2</sub>	Self Refresh Current $\overline{CE} = V_{DD} - 0.2V$ $\overline{RFSH} = 0.2V$	TC518129AP/ASP/AF	-	-	1	mA	
		TC518129APL/ASPL/AFL	-	100	200		
I <sub>I(L)</sub>	Input Leakage Current $0V \leq V_{IN} \leq V_{DD}$ , All other Inputs not under test = $0V$		-10	-	10	$\mu A$	
I <sub>O(L)</sub>	Output Leakage Current Output Disable ( $\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $R/W = V_{IL}$ ), $0V \leq V_{OUT} \leq V_{DD}$		-10	-	10	$\mu A$	
V <sub>OH</sub>	Output High Level $I_{OH} = -5mA$		2.4	-	-	V	
V <sub>OL</sub>	Output Low Level $I_{OL} = 4.2mA$		-	-	0.4	V	

CAPACITANCE ( $V_{DD} = 5V$ ,  $f = 1MHz$ ,  $T_a = 25^\circ C$ )

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C <sub>I1</sub>	Input Capacitance (A0 ~ A16)	-	5	pF
C <sub>I2</sub>	Input Capacitance ( $\overline{CE}$ , CS, $\overline{OE}$ , R/W, $\overline{RFSH}$ )	-	7	pF
C <sub>I0</sub>	Input/Output Capacitance	-	7	pF

Note) This parameter is periodically sampled and is not 100% tested.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

( $V_{DD} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ C$ ) (NOTES: 5, 6, 7, 8)

SYMBOL	PARAMETER	-80		-10		-12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$t_{RC}$	Random Read, Write Cycle Time	130	-	160	-	190	-	ns	
$t_{RMW}$	Read Modify Write Cycle Time	195	-	235	-	280	-	ns	
$t_{CE}$	CE Pulse Width	80	10,000	100	10,000	120	10,000	ns	13
$t_p$	CE Precharge Time	40	-	50	-	60	-	ns	
$t_{CEA}$	CE Access Time	-	80	-	100	-	120	ns	
$t_{OEA}$	$\overline{OE}$ Access Time	-	35	-	40	-	50	ns	
$t_{CLZ}$	CE to Output in Low-Z	30	-	30	-	30	-	ns	
$t_{OLZ}$	$\overline{OE}$ to Output in Low-Z	0	-	0	-	0	-	ns	
$t_{WLZ}$	Output Active from End of Write	0	-	0	-	0	-	ns	
$t_{CHZ}$	Chip Disable to Output in High-Z	0	25	0	30	0	35	ns	9
$t_{OHZ}$	$\overline{OE}$ Disable to Output in High-Z	0	25	0	30	0	35	ns	9
$t_{WHZ}$	Write Enable to Output in High-Z	0	25	0	30	0	35	ns	9
$t_{ODS}$	$\overline{OE}$ Output Disable Set-Up Time	0	-	0	-	0	-	ns	
$t_{ODH}$	$\overline{OE}$ Output Disable Hold Time	10	-	10	-	10	-	ns	
$t_{RCS}$	Read Command Set-Up Time	0	-	0	-	0	-	ns	
$t_{RCH}$	Read Command Hold Time	0	-	0	-	0	-	ns	
$t_{CSS}$	Chip Select Set-Up Time	0	-	0	-	-	0	ns	
$t_{CSH}$	Chip Select Hold Time	20	-	25	-	30	-	ns	
$t_{WP}$	Write Pulse Width	60	-	70	-	85	-	ns	
$t_{WCH}$	Write Command Hold Time	60	10,000	70	10,000	85	10,000	ns	
$t_{CWL}$	Write Command to CE Lead Time	60	10,000	70	10,000	85	10,000	ns	
$t_{DSW}$	Data Set-Up Time from R/W	30	-	35	-	45	-	ns	10
$t_{DSC}$	Data Set-Up Time from CE	30	-	35	-	45	-	ns	10
$t_{DHW}$	Data Hold Time from R/W	0	-	0	-	0	-	ns	10
$t_{DHC}$	Data Hold Time from CE	0	-	0	-	0	-	ns	10
$t_{ASC}$	Address Set-Up Time	0	-	0	-	0	-	ns	11
$t_{AHC}$	Address Hold Time	20	-	25	-	30	-	ns	11
$t_{RHC}$	$\overline{RFSH}$ Command Hold Time	15	-	15	-	15	-	ns	
$t_{FC}$	Auto Refresh Cycle Time	130	-	160	-	190	-	ns	
$t_{RFD}$	$\overline{RFSH}$ Delay Time from CE	40	-	50	-	60	-	ns	
$t_{FAP}$	$\overline{RFSH}$ Pulse Width (Auto Refresh)	30	8,000	30	8,000	30	8,000	ns	12
$t_{FP}$	$\overline{RFSH}$ Precharge Time	30	-	30	-	30	-	ns	12
$t_{FAS}$	$\overline{RFSH}$ Pulse Width (Self Refresh)	8,000	-	8,000	-	8,000	-	ns	12
$t_{FRS}$	CE Delay Time from $\overline{RFSH}$ (Self Refresh)	160	-	190	-	225	-	ns	12
$t_{REF}$	Refresh Period (512 cycle, A0~A8)	-	8	-	8	-	8	ms	
$t_T$	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	


NOTES:

- 1) Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2) All voltage are referenced to GND.
- 3)  $I_{DDO}$  depends on cycle rate.
- 4)  $I_{DDO}$  depends on output loading. Specified values are obtained with the output open.
- 5) An initial pause of 100 $\mu$ s with high  $\overline{CE}$  is required after power-up, before proper device operation is achieved.
- 6) AC measurements assume  $t_T = 5$ ns.
- 7) Timing reference level

Input Level :  $V_{IH} = 2.6V$   
 $V_{IL} = 0.6V$

Input Reference Level :  $V_{IH} = 2.4V$   
 $V_{IL} = 0.8V$


Output Reference Level:  $V_{OH} = 2.2V$   
 $V_{OL} = 0.8V$




- 8) Measured with a load equivalent to 2 TTL loads and 100pF.
  - 9)  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 10) In write cycles, the input data is latched at the earlier of  $R/W$  or  $\overline{CE}$  rising edge. Therefore the input data must be valid during set-up time ( $t_{DSW}$  or  $t_{DSC}$ ) and hold time ( $t_{DHW}$  or  $t_{DHC}$ ).
  - 11) All address inputs are latched at the falling edge of  $\overline{CE}$ . Therefore all address inputs must be valid during  $t_{ASC}$  and  $t_{AHC}$ .
  - 12) Two refresh operation - auto refresh and self refresh are defined by the  $\overline{RFSH}$  pulse width under the condition of  $\overline{CE} = V_{IH}$ .
    - Auto refresh:  $\overline{RFSH}$  pulse width  $\leq t_{FAP}(\text{max.})$
    - Self refresh :  $\overline{RFSH}$  pulse width  $\geq t_{FAS}(\text{min.})$
- The timing parameter ( $t_{FRS}$ ) must be kept for proper device operation in the following conditions.
- after self refresh
  - in case of " $\overline{RFSH}$ " = "L" after power-up

TIMING WAVEFORMS


READ CYCLE




WRITE CYCLE-1 (OE Fix High)



WRITE CYCLE-2 ( $\overline{OE}$  Clock)




WRITE CYCLE-3 ( $\overline{OE}$  Fix Low)




▨ : Don't care



READ MODIFY WRITE CYCLE




CE ONLY REFRESH




NOTE : A9 ~ A16 = Don't care, : Don't care


RFSH AUTO REFRESH



SELF REFRESH



CS STANDBY MODE




**TC518129AP/ASP/AF/APL/ASPL/AFL-80**  
**TC518129AP/ASP/AF/APL/ASPL/AFL-10**  
**TC518129AP/ASP/AF/APL/ASPL/AFL-12**

OUTLINE DRAWINGS

(DIP32-P-600)

UNIT : mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

These outline drawings apply to:


TC518129AP-80, TC518129APL-80  
 TC518129AP-10, TC518129APL-10  
 TC518129AP-12, TC518129APL-12

TC518129AP/ASP/AF/APL/ASPL/AFL-80  
 TC518129AP/ASP/AF/APL/ASPL/AFL-10  
 TC518129AP/ASP/AF/APL/ASPL/AFL-12

OUTLINE DRAWINGS

(DIP32-P-300)

UNIT: mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

These outline drawings apply to:


TC518129ASP-80, TC518129ASPL-80  
 TC518129ASP-10, TC518129ASPL-10  
 TC518129ASP-12, TC518129ASPL-12

TC518129AP/ASP/AF/APL/ASPL/AFL-80  
 TC518129AP/ASP/AF/APL/ASPL/AFL-10  
 TC518129AP/ASP/AF/APL/ASPL/AFL-12

OUTLINE DRAWINGS

(SOP32-P-450)

UNIT : mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

These outline drawings apply to:

- TC518129AF-80, TC518129AFL-80
- TC518129AF-10, TC518129AFL-10
- TC518129AF-12, TC518129AFL-12

131,072 WORDS x 8 BIT CMOS PSEUDO STATIC RAM

**DESCRIPTION**


The TC518129A-LV Family is a 1M bit high-speed CMOS Pseudo-Static RAM organized as 131,072 words by 8 bits. The TC518129A-LV Family utilizes one transistor dynamic memory cell array with CMOS peripheral circuitry to achieve large capacity, high speed accesses, and low power requirements, using a single 5V power supply. The TC518129A-LV Family offers 3V data retention capability for battery back-up applications. The RFSH input allows two types of refresh operations: Auto Refresh and Self Refresh. The TC518129A-LV Family has a static RAM-like read/write functionality, which allows easy interfacing to a microprocessor. The TC518129A-LV Family is pin-compatible with the 1M bit static RAM. The TC518129APL-LV is offered in a standard 28 pin 0.6 inch and 0.3 inch width plastic DIP. The TC518129AFL-LV is offered in a standard 28 pin 0.450 inch width small out-line plastic flat package.

**FEATURES**


- Organization: 1M bit (131,072 word x 8bit)
- Fast Access Time and Low Power Dissipation
- Single Power Supply: 5V ± 10%
- Data Retention Supply Voltage: 3.0V ~ 5.5V
- Auto refresh is capable by internal counter.
- Self refresh is capable by internal timer.
- Auto refresh uses an internal counter.
- Self refresh uses an internal timer.
- 512 refresh cycle/8ms
- Logic Compatible: SRAM R/W Pin
- 32 Pin Standard Plastic PKG  
 APL 600 mil DIP  
 AFL 450 mil SOP

		TC518129APL Family		
		- 80	- 10	- 12
t <sub>CEA</sub>	$\overline{CE}$ Access Time	80ns	100ns	120ns
t <sub>OEa</sub>	$\overline{OE}$ Access Time	35ns	40ns	50ns
t <sub>rc</sub>	Cycle Time	130ns	160ns	190ns
Power Dissipation		385mW	330mW	275mW
Self Refresh Current	5.5V	200µA		
	3.0V	100µA		

**PIN CONNECTION**



**BLOCK DIAGRAM**



**PIN NAMES**

A0 ~ A16	Address Inputs
R/W	Read / Write Control Input
$\overline{OE}$	Output Enable Input
RFSH	Refresh Input
$\overline{CE}$	Chip Enable Input
CS	Chip select Input
I/O1 ~ I/O8	Data Inputs / Outputs
V <sub>DD</sub>	Power
GND	Ground

TC518129APL/AFL-80LV  
 TC518129APL/AFL-10LV  
 TC518129APL/AFL-12LV

FUNCTION LOGIC

$\overline{CE}$	CS	$\overline{OE}$	R/W	$\overline{RFSH}$	A0 ~ A16	I/O1 ~ 8	CONDITION
↓	H	L	H	H	V*	OUT	Read
↓	H	*	L	H	V*	IN	Write
↓	H	H	H	H	V*	HZ	$\overline{CE}$ only Refresh
L	L	*	*	*	*	HZ	CS standby
H	*	*	*	L	*	HZ	Auto/Self Refresh
H	*	*	*	H	*	HZ	Stand by

H ... High Level Input ( $V_{IN} = 6.5V \sim V_{IH}$  min.)

L ... Low Level Input ( $V_{IN} = V_{IL}$  max.  $\sim -1.0V$ )

\* ... Don't care ( $6.5V \sim -1.0V$ )

V\* ... At  $\overline{CE}$  falling edge, all address inputs are "IN", and at the other condition, the address input are "\*\*".

HZ ... High Impedance

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS	NOTE
$V_{IN}$	Input Voltage	-1.0~7.0	V	1
$V_{OUT}$	Output Voltage	-1.0~7.0	V	
$V_{DD}$	Power Supply Voltage	-1.0~7.0	V	
$T_{OPR}$	Operating Temperature	0~70	°C	
$T_{STG}$	Storage Temperature	-55~150	°C	
$T_{SOLDER}$	Soldering Temperature · Time	260 · 10	°C · sec	
$P_D$	Power Dissipation	600	mW	
$I_{OUT}$	Short Circuit Output Current	50	mA	

D.C. RECOMMENDED OPERATING CONDITIONS ( $T_a = 0 \sim 70^\circ C$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT.	NOTE
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V	2
$V_{IH}$	Input High Voltage	2.4	-	6.5	V	
$V_{IL}$	Input Low Voltage	-1.0	-	0.8	V	

D.C. ELECTRICAL CHARACTERISTICS ( $V_{DD} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ C$ )

SYMBOL	PARAMETER	PERIOD	MIN.	TYP.	MAX.	UNITS	NOTE
$I_{DDO}$	Operating Current (Average Power Supply Operating Current) $\overline{CE}$ , Address cycling: $t_{RC} = t_{RC} \text{ min.}$	130ns	-	50	70	mA	3, 4
		160ns	-	40	60		
		190ns	-	35	50		
$I_{DDs1}$	Standby Current $\overline{CE} = V_{IH}$ , $\overline{RFSH} = V_{IH}$		-	-	1	mA	
$I_{DDs2}$	Standby Current $\overline{CE} = V_{DD} - 0.2V$ , $\overline{RFSH} = V_{DD} - 0.2V$		-	100	200	$\mu A$	
$I_{DDf1}$	Self Refresh Current $\overline{CE} = V_{IH}$ , $\overline{RFSH} = V_{IL}$		-	-	1	mA	
$I_{DDf2}$	Self Refresh Current $\overline{CE} = V_{DD} - 0.2V$ , $\overline{RFSH} = 0.2V$		-	100	200	$\mu A$	
$I_{I(L)}$	Input Leakage Current $0V \leq V_{IN} \leq V_{DD}$ , All other inputs not under test = $0V$		-10	-	10	$\mu A$	
$I_{O(L)}$	Output Leakage Current Output Disable ( $\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{RW} = V_{IL}$ ), $0V \leq V_{OUT} \leq V_{DD}$		-10	-	10	$\mu A$	
$V_{OH}$	Output High Level $I_{OH} = -5mA$		2.4	-	-	V	
$V_{OL}$	Output Low Level $I_{OL} = 4.2mA$		-	-	0.4	V	

CAPACITANCE ( $V_{DD} = 5V$ ,  $f = 1MHz$ ,  $T_a = 25^\circ C$ )

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$C_{I1}$	Input Capacitance (A0 ~ A16)	-	5	pF
$C_{I2}$	Input Capacitance ( $\overline{CE}$ , CS, $\overline{OE}$ , $\overline{RW}$ , $\overline{RFSH}$ )	-	7	pF
$C_{I0}$	Input / Output Capacitance	-	7	pF

Note) This parameter is periodically sampled and is not 100% tested.



TC518129APL/AFL-80LV  
 TC518129APL/AFL-10LV  
 TC518129APL/AFL-12LV

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


( $V_{DD} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ C$ ) (NOTES: 5, 6, 7, 8)

SYMBOL	PARAMETER	- 80		- 10		- 12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$t_{RC}$	Random Read, Write Cycle Time	130	-	160	-	190	-	ns	
$t_{RMW}$	Read Modify Write Cycle Time	195	-	235	-	280	-	ns	
$t_{CE}$	$\overline{CE}$ Pulse Width	80	10,000	100	10,000	120	10,000	ns	
$t_p$	$\overline{CE}$ Precharge Time	40	-	50	-	60	-	ns	
$t_{CEA}$	$\overline{CE}$ Access Time	-	80	-	100	-	120	ns	
$t_{OEA}$	$\overline{OE}$ Access Time	-	35	-	40	-	50	ns	
$t_{CLZ}$	$\overline{CE}$ to Output in Low-Z	30	-	30	-	30	-	ns	
$t_{OLZ}$	$\overline{OE}$ to Output in Low-Z	0	-	0	-	0	-	ns	
$t_{WLZ}$	Output Active from End of Write	0	-	0	-	0	-	ns	
$t_{CHZ}$	Chip Disable to Output in High-Z	0	25	0	30	0	35	ns	9
$t_{OHZ}$	$\overline{OE}$ Disable to Output in High-Z	0	25	0	30	0	35	ns	9
$t_{WHZ}$	Write Enable to Output in High-Z	0	25	0	30	0	35	ns	9
$t_{ODS}$	$\overline{OE}$ Output Disable Set-Up Time	0	-	0	-	0	-	ns	
$t_{ODH}$	$\overline{OE}$ Output Disable Hold Time	10	-	10	-	10	-	ns	
$t_{RCS}$	Read Command Set-Up Time	0	-	0	-	0	-	ns	
$t_{RCH}$	Read Command Hold Time	0	-	0	-	0	-	ns	
$t_{CSS}$	Chip Select Set-Up Time	0	-	0	-	0	-	ns	
$t_{CSH}$	Chip Select Hold Time	20	-	25	-	30	-	ns	
$t_{WP}$	Write Pulse Width	60	-	70	-	85	-	ns	
$t_{WCH}$	Write Command Hold Time	60	10,000	70	10,000	85	10,000	ns	
$t_{CWL}$	Write Command to $\overline{CE}$ Lead Time	60	10,000	70	10,000	85	10,000	ns	
$t_{DSW}$	Data Set-Up Time from $\overline{RW}$	30	-	35	-	45	-	ns	10
$t_{DSC}$	Data Set-Up Time from $\overline{CE}$	30	-	35	-	45	-	ns	10
$t_{DHW}$	Data Hold Time from $\overline{RW}$	0	-	0	-	0	-	ns	10
$t_{DHC}$	Data Hold Time from $\overline{CE}$	0	-	0	-	0	-	ns	10
$t_{ASC}$	Address Set-Up Time	0	-	0	-	0	-	ns	11
$t_{AHC}$	Address Hold Time	20	-	25	-	30	-	ns	11
$t_{RHC}$	$\overline{RFSH}$ Command Hold Time	15	-	15	-	15	-	ns	
$t_{FC}$	Auto Refresh Cycle Time	130	-	160	-	190	-	ns	
$t_{RFD}$	$\overline{RFSH}$ Delay Time from $\overline{CE}$	40	-	50	-	60	-	ns	
$t_{FAP}$	$\overline{RFSH}$ Pulse Width (Auto Refresh)	30	8,000	30	8,000	30	8,000	ns	12
$t_{FP}$	$\overline{RFSH}$ Precharge Time	30	-	30	-	30	-	ns	12
$t_{FAS}$	$\overline{RFSH}$ Pulse Width (Self Refresh)	8,000	-	8,000	-	8,000	-	ns	12
$t_{FRS}$	$\overline{CE}$ Delay Time from $\overline{RFSH}$ (Self Refresh)	160	-	190	-	225	-	ns	12
$t_{REF}$	Refresh Period (512 cycle, A0~A8)	-	8	-	8	-	8	ms	
$t_T$	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	

NOTES:

- 1) Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2) All voltage are referenced to GND.
- 3)  $I_{DDO}$  depends on cycle rate.
- 4)  $I_{DDO}$  depends on output loading. Specified values are obtained with the output open.
- 5) An initial pause of 100 $\mu$ s with high  $\overline{CE}$  is required after power-up, before proper device operation is achieved.
- 6) AC measurements assume  $t_T = 5$ ns.
- 7) Timing reference level

Input Level :  $V_{IH} = 2.6V$   
 $V_{IL} = 0.6V$   
 Input Reference Level :  $V_{IH} = 2.4V$   
 $V_{IL} = 0.8V$   
 Output Reference Level:  $V_{OH} = 2.2V$   
 $V_{OL} = 0.8V$




- 8) Measured with a load equivalent to 2 TTL loads and 100pF.
- 9)  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 10) In write cycles, the input data is latched at the earlier of  $R/W$  or  $\overline{CE}$  rising edge. Therefore the input data must be valid during set-up time ( $t_{DSW}$  or  $t_{DSC}$ ) and hold time ( $t_{DHW}$  or  $t_{DHC}$ ).
- 11) All address inputs are latched at the falling edge of  $\overline{CE}$ . Therefore all address inputs must be valid during  $t_{ASC}$  and  $t_{AHC}$ .
- 12) Two refresh operation - auto refresh and self refresh are defined by the  $\overline{RFSH}$  pulse width under the condition of  $\overline{CE} = V_{IH}$ .  
 Auto refresh :  $\overline{RFSH}$  pulse width  $\leq t_{FAP}(\text{max.})$   
 Self refresh :  $\overline{RFSH}$  pulse width  $\geq t_{FAS}(\text{min.})$   
 The timing parameter ( $t_{FRS}$ ) must be kept for proper device operation in the following conditions.
  - after self refresh
  - in case of " $\overline{RFSH}$ " = "L" after power-up

DATA RETENTION CHARACTERISTICS (Ta = 0 ~ 70 °C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DH</sub>	Data Retention Supply Voltage	3.0	-	5.5	V
I <sub>DDF2</sub>	Self Refresh Current	V <sub>DH</sub> = 3.0V	-	40	μA
		V <sub>DH</sub> = 5.5V	-	100	μA
t <sub>R</sub>	Recovery Time	5	-	-	ms

\*The falling slope of V<sub>DD</sub> must be more than 50ms in order to operate the device safely. (20ms/V)




(Note)• CS,  $\overline{OE}$ , R/W, A0~A16 = Don't care


- I<sub>DDF1</sub> is applied in  $\overline{RFSH} = V_{IL \text{ max.}}$ ,  $\overline{CE} = V_{IH \text{ min.}}$
- At any state but Data Retention Mode, Auto Refresh or CE Only Refresh with 512cycle/8ms is required.

TIMING WAVEFORMS

READ CYCLE




WRITE CYCLE-1 (OE Fix High)




TC518129APL/AFL-80LV  
 TC518129APL/AFL-10LV  
 TC518129APL/AFL-12LV


WRITE CYCLE - 2 ( $\overline{OE}$  Clock)




WRITE CYCLE - 3 ( $\overline{OE}$  Fix Low)




**READ MODIFY WRITE CYCLE**




**$\overline{CE}$  ONLY REFRESH**




NOTE :  $A9 \sim A16$  = Don't care,  : Don't care


RFSH AUTO REFRESH




SELF REFRESH




CS STANDBY MODE



I<sub>DDF2</sub> V<sub>DD</sub> Characteristics




I<sub>DDF2</sub> Temp. Characteristics





Battery Back Up applicable example



\*1: Ceramic condenser

\*2: Tantalum condenser


(The large Bypass condenser is preferable, as the noise is absorbed when the power supply is switched.)

This circuit does not have memory protection. Therefore, rapid turn-off of the power supply must be avoided. Enter the Self Refresh Mode before changing to Battery Back Up Power Supply.

OUTLINE DRAWINGS

(DIP32-P-600)

UNIT : mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

These outline drawings apply to:


- TC518129APL-80LV
- TC518129APL-10LV
- TC518129APL-12LV,

TC518129APL/AFL-80LV  
 TC518129APL/AFL-10LV  
 TC518129APL/AFL-12LV

OUTLINE DRAWINGS

(SOP32-P-450)

UNIT : mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

These outline drawings apply to:

- TC518129AF-80, TC518129AFL-80
- TC518129AF-10, TC518129AFL-10
- TC518129AF-12, TC518129AFL-12

131,072 WORDS × 8 BIT CMOS PSEUDO STATIC RAM

**DESCRIPTION**


The TC518129A Family is a 1M bit high-speed CMOS Pseudo-Static RAM organized as 131,072 words by 8 bits. The TC518129A Family utilizes one transistor dynamic memory cell array with CMOS peripheral circuitry to achieve large capacity, high speed accesses, and low power requirements, using a single 5V power supply. The RFSH input allows two types of refresh operations: Auto Refresh and Self Refresh. The TC518129A Family has a static RAM-like read/write functionality, which allows easy interfacing to a microprocessor. The TC518129A Family is pin-compatible with the 1M bit static RAM. The TC518129AFWL is offered in a standard 28 pin 0.525 inch width small out-line plastic flat package.

**FEATURES**

- Organization: 1M bit (131,072 word × 8bit)
- Fast Access Time and Low Power Dissipation
- Single Power Supply: 5V ± 10%
- Auto refresh uses an internal counter.
- Self refresh uses an internal timer.
- All inputs and outputs : TTL compatible
- CS standby cycle is capable
- 512 refresh cycle / 8ms
- Logic Compatible: SRAM R/W Pin
- 32 Pin Standard Plastic PKG  
525 mil SOP

	TC518129AFW Family		
	-80	-10	-12
t <sub>CEA</sub> $\overline{CE}$ Access Time	80ns	100ns	120ns
t <sub>OEa</sub> $\overline{OE}$ Access Time	35ns	40ns	50ns
t <sub>RC</sub> Cycle Time	130ns	160ns	190ns
Power Dissipation	385mW	330mW	275mW
Self Refresh Current	1mA/200µA (-L)		


**PIN CONNECTION**



**PIN NAMES**

A0 ~ A16	Address Inputs
R/W	Read/Write Control Input
$\overline{OE}$	Output Enable Input
RFSH	Refresh Input
$\overline{CE}$	Chip Enable Input
CS	Chip select Input
I/O1 ~ I/O8	Data Inputs/Outputs
V <sub>DD</sub>	Power
GND	Ground

**BLOCK DIAGRAM**



FUNCTION LOGIC

$\overline{CE}$	CS	$\overline{OE}$	R/W	$\overline{RFSH}$	A0 ~ A16	I/O1 ~ 8	CONDITION
L	H	L	H	H	V*	OUT	Read
L	H	*	L	H	V*	IN	Write
L	H	H	H	H	V*	HZ	$\overline{CE}$ only Refresh
L	L	*	*	*	*	HZ	CS standby
H	*	*	*	L	*	HZ	Auto/Self Refresh
H	*	*	*	H	*	HZ	Stand by

H ... High Level Input ( $V_{IN} = 6.5V \sim V_{IH}$  min. )

L ... Low Level Input ( $V_{IN} = V_{IL}$  max.  $\sim -1.0V$ )

\* ... Don't care ( $6.5V \sim -1.0V$ )

V\* ... At  $\overline{CE}$  falling edge, all address inputs are "IN", and at the other condition, the address input are "\*\*".

HZ ... High Impedance

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS	NOTE
$V_{IN}$	Input Voltage	-1.0~7.0	V	1
$V_{OUT}$	Output Voltage	-1.0~7.0	V	
$V_{DD}$	Power Supply Voltage	-1.0~7.0	V	
$T_{OPR}$	Operating Temperature	0~70	°C	
$T_{STG}$	Storage Temperature	-55~150	°C	
$T_{SOLDER}$	Soldering Temperature · Time	260 · 10	°C · sec	
$P_D$	Power Dissipation	600	mW	
$I_{OUT}$	Short Circuit Output Current	50	mA	

D.C. RECOMMENDED OPERATING CONDITIONS ( $T_a = 0 \sim 70^\circ C$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT.	NOTE
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V	2
$V_{IH}$	Input High Voltage	2.4	-	6.5	V	
$V_{IL}$	Input Low Voltage	-1.0	-	0.8	V	

D.C. ELECTRICAL CHARACTERISTICS ( $V_{DD} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ C$ )

SYMBOL	PARAMETER	PERIOD	MIN.	TYP.	MAX.	UNITS	NOTES
I <sub>DDO</sub>	Operating Current (Average Power Supply Operating Current) $\overline{CE}$ , Address cycling: $t_{RC} = t_{RC} \text{ min.}$	130ns	-	50	70	mA	3, 4
		160ns	-	40	60		
		190ns	-	35	50		
I <sub>DDs1</sub>	Standby Current $\overline{CE} = V_{IH}$ $\overline{RFSH} = V_{IH}$	TC518129AFW	-	-	2	mA	
		TC518129AFWL	-	-	1		
I <sub>DDs2</sub>	Standby Current $\overline{CE} = V_{DD} - 0.2V$ $\overline{RFSH} = V_{DD} - 0.2V$	TC518129AFW	-	-	1	mA	
		TC518129AFWL	-	100	200		
I <sub>DDF1</sub>	Self Refresh Current $\overline{CE} = V_{IH}$ $\overline{RFSH} = V_{IL}$	TC518129AFW	-	-	2	mA	
		TC518129AFWL	-	-	1		
I <sub>DDF2</sub>	Self Refresh Current $\overline{CE} = V_{DD} - 0.2V$ $\overline{RFSH} = 0.2V$	TC518129AFW	-	-	1	mA	
		TC518129AFWL	-	100	200		
I <sub>I(L)</sub>	Input Leakage Current $0V \leq V_{IN} \leq V_{DD}$ , All other Inputs not under test = 0V		-10	-	10	$\mu A$	
I <sub>O(L)</sub>	Output Leakage Current Output Disable ( $\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $R/W = V_{IL}$ ), $0V \leq V_{OUT} \leq V_{DD}$		-10	-	10	$\mu A$	
V <sub>OH</sub>	Output High Level $I_{OH} = -5mA$		2.4	-	-	V	
V <sub>OL</sub>	Output Low Level $I_{OL} = 4.2mA$		-	-	0.4	V	

CAPACITANCE ( $V_{DD} = 5V$ ,  $f = 1MHz$ ,  $T_a = 25^\circ C$ )

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C <sub>I1</sub>	Input Capacitance (A0 ~ A16)	-	5	pF
C <sub>I2</sub>	Input Capacitance ( $\overline{CE}$ , CS, $\overline{OE}$ , R/W, $\overline{RFSH}$ )	-	7	pF
C <sub>IO</sub>	Input/Output Capacitance	-	7	pF

Note) This parameter is periodically sampled and is not 100% tested.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


( $V_{DD} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ C$ ) (NOTES: 5, 6, 7, 8)

SYMBOL	PARAMETER	- 80		- 10		- 12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$t_{RC}$	Random Read, Write Cycle Time	130	-	160	-	190	-	ns	
$t_{RMW}$	Read Modify Write Cycle Time	195	-	235	-	280	-	ns	
$t_{CE}$	$\overline{CE}$ Pulse Width	80	10,000	100	10,000	120	10,000	ns	
$t_p$	$\overline{CE}$ Precharge Time	40	-	50	-	60	-	ns	
$t_{CEA}$	$\overline{CE}$ Access Time	-	80	-	100	-	120	ns	
$t_{OEA}$	$\overline{OE}$ Access Time	-	35	-	40	-	50	ns	
$t_{CLZ}$	$\overline{CE}$ to Output in Low-Z	30	-	30	-	30	-	ns	
$t_{OLZ}$	$\overline{OE}$ to Output in Low-Z	0	-	0	-	0	-	ns	
$t_{WLZ}$	Output Active from End of Write	0	-	0	-	0	-	ns	
$t_{CHZ}$	Chip Disable to Output in High-Z	0	25	0	30	0	35	ns	9
$t_{OHZ}$	$\overline{OE}$ Disable to Output in High-Z	0	25	0	30	0	35	ns	9
$t_{WHZ}$	Write Enable to Output in High-Z	0	25	0	30	0	35	ns	9
$t_{ODS}$	$\overline{OE}$ Output Disable Set-Up Time	0	-	0	-	0	-	ns	
$t_{ODH}$	$\overline{OE}$ Output Disable Hold Time	10	-	10	-	10	-	ns	
$t_{RCS}$	Read Command Set-Up Time	0	-	0	-	0	-	ns	
$t_{RCH}$	Read Command Hold Time	0	-	0	-	0	-	ns	
$t_{CSS}$	Chip Select Set-Up Time	0	-	0	-	0	-	ns	
$t_{CSH}$	Chip Select Hold Time	20	-	25	-	30	-	ns	
$t_{WP}$	Write Pulse Width	60	-	70	-	85	-	ns	
$t_{WCH}$	Write Command Hold Time	60	10,000	70	10,000	85	10,000	ns	
$t_{CWL}$	Write Command to $\overline{CE}$ Lead Time	60	10,000	70	10,000	85	10,000	ns	
$t_{DSW}$	Data Set-Up Time from R/W	30	-	35	-	45	-	ns	10
$t_{DSC}$	Data Set-Up Time from $\overline{CE}$	30	-	35	-	45	-	ns	10
$t_{DHW}$	Data Hold Time from R/W	0	-	0	-	0	-	ns	10
$t_{DHC}$	Data Hold Time from $\overline{CE}$	0	-	0	-	0	-	ns	10
$t_{ASC}$	Address Set-Up Time	0	-	0	-	0	-	ns	11
$t_{AHC}$	Address Hold Time	20	-	25	-	30	-	ns	11
$t_{RHC}$	$\overline{RFSH}$ Command Hold Time	15	-	15	-	15	-	ns	
$t_{FC}$	Auto Refresh Cycle Time	130	-	160	-	190	-	ns	
$t_{RFD}$	$\overline{RFSH}$ Delay Time from $\overline{CE}$	40	-	50	-	60	-	ns	
$t_{FAP}$	$\overline{RFSH}$ Pulse Width (Auto Refresh)	30	8,000	30	8,000	30	8,000	ns	12
$t_{FP}$	$\overline{RFSH}$ Precharge Time	30	-	30	-	30	-	ns	12
$t_{FAS}$	$\overline{RFSH}$ Pulse Width (Self Refresh)	8,000	-	8,000	-	8,000	-	ns	12
$t_{FRS}$	$\overline{CE}$ Delay Time from $\overline{RFSH}$ (Self Refresh)	160	-	190	-	225	-	ns	12
$t_{REF}$	Refresh Period (512 cycle, A0~A8)	-	8	-	8	-	8	ms	
$t_T$	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	

NOTES:

- 1) Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2) All voltage are referenced to GND.
- 3)  $I_{DDO}$  depends on cycle rate.
- 4)  $I_{DDO}$  depends on output loading. Specified values are obtained with the output open.
- 5) An initial pause of 100 $\mu$ s with high  $\overline{CE}$  is required after power-up, before proper device operation is achieved.
- 6) AC measurements assume  $t_r = 5$ ns.
- 7) Timing reference level

Input Level :  $V_{IH} = 2.6V$   
 $V_{IL} = 0.6V$   
 Input Reference Level :  $V_{IH} = 2.4V$   
 $V_{IL} = 0.8V$   
 Output Reference Level:  $V_{OH} = 2.2V$   
 $V_{OL} = 0.8V$




- 8) Measured with a load equivalent to 2 TTL loads and 100pF.
  - 9)  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 10) In write cycles, the input data is latched at the earlier of R/W or  $\overline{CE}$  rising edge. Therefore the input data must be valid during set-up time ( $t_{DSW}$  or  $t_{DSC}$ ) and hold time ( $t_{DHW}$  or  $t_{DHC}$ ).
  - 11) All address inputs are latched at the falling edge of  $\overline{CE}$ . Therefore all address inputs must be valid during  $t_{ASC}$  and  $t_{AHC}$ .
  - 12) Two refresh operation - auto refresh and self refresh are defined by the  $\overline{RFSH}$  pulse width under the condition of  $\overline{CE} = V_{IH}$ .  
 Auto refresh :  $\overline{RFSH}$  pulse width  $\leq t_{FAP}(\text{max.})$   
 Self refresh :  $\overline{RFSH}$  pulse width  $\geq t_{FAS}(\text{min.})$
- The timing parameter ( $t_{FRS}$ ) must be kept for proper device operation in the following conditions.
- after self refresh
  - in case of " $\overline{RFSH}$ " = "L" after power-up




TIMING WAVEFORMS


READ CYCLE




WRITE CYCLE-1 (OE Fix High)



WRITE CYCLE - 2 ( $\overline{OE}$  Clock)




WRITE CYCLE - 3 ( $\overline{OE}$  Fix Low)




▨ : Don't care

TC518129AFW/AFWL-80  
 TC518129AFW/AFWL-10  
 TC518129AFW/AFWL-12

READ MODIFY WRITE CYCLE




CE ONLY REFRESH




NOTE : A9 ~ A16 = Don't care, : Don't care


RFSH AUTO REFRESH



SELF REFRESH



CS STANDBY MODE




TC518129AFW/AFWL-80  
 TC518129AFW/AFWL-10  
 TC518129AFW/AFWL-12

OUTLINE DRAWINGS

(SOP32-P-525)

單位 : mm



131,072 WORDS x 8 BIT CMOS PSEUDO STATIC RAM

**DESCRIPTION**

The TC518129A-LV Family is a 1M bit high-speed CMOS Pseudo-Static RAM organized as 131,072 words by 8 bits. The TC518129A-LV Family utilizes one transistor dynamic memory cell array with CMOS peripheral circuitry to achieve large capacity, high speed accesses, and low power requirements, using a single 5V power supply. The TC518129A-LV Family offers 3V data retention capability for battery back-up applications. The RFSH input allows two types of refresh operations: Auto Refresh and Self Refresh. The TC518129A-LV Family has a static RAM-like read/write functionality, which allows easy interfacing to a microprocessor. The TC518129AFWL-LV Family is pin-compatible with the 1M bit static RAM. The TC518129AFWL-LV is offered in a standard 28 pin 0.525 inch width small out-line plastic flat package.


**FEATURES**

- Organization: 1M bit (131,072 word x 8bit)
- Fast Access Time and Low Power Dissipation
- Single Power Supply: 5V±10%
- Data Retention Supply Voltage: 3.0V ~ 5.5V
- Auto refresh uses an internal counter.
- Self refresh uses an internal timer.
- All inputs and outputs : TTL compatible
- CS standby cycle is capable
- 512 refresh cycle/8ms
- Logic Compatible: SRAM R/W Pin
- 32 Pin Standard Plastic PKG  
525mil SOP


		TC518129AFWL Family		
		- 80	- 10	- 12
t <sub>CEA</sub>	$\overline{CE}$ Access Time	80ns	100ns	120ns
t <sub>OEa</sub>	$\overline{OE}$ Access Time	35ns	40ns	50ns
t <sub>RC</sub>	Cycle Time	130ns	160ns	190ns
Power Dissipation		385mW	330mW	275mW
Self Refresh Current	5.5V	200µA		
	3.0V	100µA		

**PIN CONNECTION**

(TOP VIEW)



**BLOCK DIAGRAM**



**PIN NAMES**

A0 ~ A16	Address Inputs
R/W	Read/Write Control Input
$\overline{OE}$	Output Enable Input
RFSH	Refresh Input
$\overline{CE}$	Chip Enable Input
CS	Chip select Input
I/O1 ~ I/O8	Data Inputs / Outputs
V <sub>DD</sub>	Power
GND	Ground

**TC518129AFWL-80LV**  
**TC518129AFWL-10LV**  
**TC518129AFWL-12LV**

FUNCTION LOGIC

$\overline{CE}$	CS	$\overline{OE}$	R/W	RF5H	A0 ~ A16	I/O1 ~ 8	CONDITION
↓	H	L	H	H	V*	OUT	Read
↓	H	*	L	H	V*	IN	Write
↓	H	H	H	H	V*	HZ	$\overline{CE}$ only Refresh
L	L	*	*	*	*	HZ	CS standby
H	*	*	*	L	*	HZ	Auto/Self Refresh
H	*	*	*	H	*	HZ	Stand by

H ... High Level Input ( $V_{IN} = 6.5V \sim V_{IH}$  min. )

L ... Low Level Input ( $V_{IN} = V_{IL}$  max.  $\sim -1.0V$ )

\* ... Don't care ( $6.5V \sim -1.0V$ )

V\* ... At  $\overline{CE}$  falling edge, all address inputs are "IN", and at the other condition, the address input are "\*".

HZ ... High Impedance

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS	NOTE
$V_{IN}$	Input Voltage	- 1.0~7.0	V	1
$V_{OUT}$	Output Voltage	- 1.0~7.0	V	
$V_{DD}$	Power Supply Voltage	- 1.0~7.0	V	
$T_{OPR}$	Operating Temperature	0~70	°C	
$T_{STG}$	Storage Temperature	- 55~150	°C	
$T_{SOLDER}$	Soldering Temperature · Time	260 · 10	°C · sec	
$P_D$	Power Dissipation	600	mW	
$I_{OUT}$	Short Circuit Output Current	50	mA	

D.C. RECOMMENDED OPERATING CONDITIONS ( $T_a = 0 \sim 70^\circ C$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT.	NOTE
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V	2
$V_{IH}$	Input High Voltage	2.4	-	6.5	V	
$V_{IL}$	Input Low Voltage	- 1.0	-	0.8	V	

D.C. ELECTRICAL CHARACTERISTICS ( $V_{DD} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ C$ )

SYMBOL	PARAMETER	PERIOD	MIN.	TYP.	MAX.	UNITS	NOTE
$I_{DDO}$	Operating Current (Average Power Supply Operating Current) $\overline{CE}$ , Address cycling: $t_{RC} = t_{RC \text{ min.}}$	130ns	-	50	70	mA	3, 4
		160ns	-	40	60		
		190ns	-	35	50		
$I_{DSS1}$	Standby Current $\overline{CE} = V_{IH}$ , $\overline{RFSH} = V_{IH}$		-	-	1	mA	
$I_{DSS2}$	Standby Current $\overline{CE} = V_{DD} - 0.2V$ , $\overline{RFSH} = V_{DD} - 0.2V$		-	100	200	$\mu A$	
$I_{DDF1}$	Self Refresh Current $\overline{CE} = V_{IH}$ , $\overline{RFSH} = V_{IL}$		-	-	1	mA	
$I_{DDF2}$	Self Refresh Current $\overline{CE} = V_{DD} - 0.2V$ , $\overline{RFSH} = 0.2V$		-	100	200	$\mu A$	
$I_{I(L)}$	Input Leakage Current $0V \leq V_{IN} \leq V_{DD}$ , All other inputs not under test = 0V		- 10	-	10	$\mu A$	
$I_{O(L)}$	Output Leakage Current Output Disable ( $\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $R/W = V_{IL}$ ), $0V \leq V_{OUT} \leq V_{DD}$		- 10	-	10	$\mu A$	
$V_{OH}$	Output High Level $I_{OH} = -5mA$		2.4	-	-	V	
$V_{OL}$	Output Low Level $I_{OL} = 4.2mA$		-	-	0.4	V	

CAPACITANCE ( $V_{DD} = 5V$ ,  $f = 1MHz$ ,  $T_a = 25^\circ C$ )

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$C_{I1}$	Input Capacitance (A0 ~ A16)	-	5	pF
$C_{I2}$	Input Capacitance ( $\overline{CE}$ , CS, $\overline{OE}$ , R/W, $\overline{RFSH}$ )	-	7	pF
$C_{I0}$	Input / Output Capacitance	-	7	pF

Note) This parameter is periodically sampled and is not 100% tested.



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


( $V_{DD} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ C$ ) (NOTES: 5, 6, 7, 8)

SYMBOL	PARAMETER	- 80		- 10		- 12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>RC</sub>	Random Read, Write Cycle Time	130	-	160	-	190	-	ns	
t <sub>RMW</sub>	Read Modify Write Cycle Time	195	-	235	-	280	-	ns	
t <sub>CE</sub>	$\overline{CE}$ Pulse Width	80	10,000	100	10,000	120	10,000	ns	
t <sub>p</sub>	$\overline{CE}$ Precharge Time	40	-	50	-	60	-	ns	
t <sub>CEA</sub>	$\overline{CE}$ Access Time	-	80	-	100	-	120	ns	
t <sub>OEA</sub>	$\overline{OE}$ Access Time	-	35	-	40	-	50	ns	
t <sub>CLZ</sub>	$\overline{CE}$ to Output in Low-Z	30	-	30	-	30	-	ns	
t <sub>OLZ</sub>	$\overline{OE}$ to Output in Low-Z	0	-	0	-	0	-	ns	
t <sub>WLZ</sub>	Output Active from End of Write	0	-	0	-	0	-	ns	
t <sub>CHZ</sub>	Chip Disable to Output in High-Z	0	25	0	30	0	35	ns	9
t <sub>OHZ</sub>	$\overline{OE}$ Disable to Output in High-Z	0	25	0	30	0	35	ns	9
t <sub>WHZ</sub>	Write Enable to Output in High-Z	0	25	0	30	0	35	ns	9
t <sub>ODS</sub>	$\overline{OE}$ Output Disable Set-Up Time	0	-	0	-	0	-	ns	
t <sub>ODH</sub>	$\overline{OE}$ Output Disable Hold Time	10	-	10	-	10	-	ns	
t <sub>RCS</sub>	Read Command Set-Up Time	0	-	0	-	0	-	ns	
t <sub>RCH</sub>	Read Command Hold Time	0	-	0	-	0	-	ns	
t <sub>CSS</sub>	Chip Select Set-Up Time	0	-	0	-	0	-	ns	
t <sub>CSH</sub>	Chip Select Hold Time	20	-	25	-	30	-	ns	
t <sub>WP</sub>	Write Pulse Width	60	-	70	-	85	-	ns	
t <sub>WCH</sub>	Write Command Hold Time	60	10,000	70	10,000	85	10,000	ns	
t <sub>CWL</sub>	Write Command to $\overline{CE}$ Lead Time	60	10,000	70	10,000	85	10,000	ns	
t <sub>DSW</sub>	Data Set-Up Time from R/W	30	-	35	-	45	-	ns	10
t <sub>DSC</sub>	Data Set-Up Time from $\overline{CE}$	30	-	35	-	45	-	ns	10
t <sub>DHW</sub>	Data Hold Time from R/W	0	-	0	-	0	-	ns	10
t <sub>DHC</sub>	Data Hold Time from $\overline{CE}$	0	-	0	-	0	-	ns	10
t <sub>ASC</sub>	Address Set-Up Time	0	-	0	-	0	-	ns	11
t <sub>AHC</sub>	Address Hold Time	20	-	25	-	30	-	ns	11
t <sub>RHC</sub>	$\overline{RFSH}$ Command Hold Time	15	-	15	-	15	-	ns	
t <sub>FC</sub>	Auto Refresh Cycle Time	130	-	160	-	190	-	ns	
t <sub>RFD</sub>	$\overline{RFSH}$ Delay Time from $\overline{CE}$	40	-	50	-	60	-	ns	
t <sub>FAP</sub>	$\overline{RFSH}$ Pulse Width (Auto Refresh)	30	8,000	30	8,000	30	8,000	ns	12
t <sub>FP</sub>	$\overline{RFSH}$ Precharge Time	30	-	30	-	30	-	ns	12
t <sub>FAS</sub>	$\overline{RFSH}$ Pulse Width (Self Refresh)	8,000	-	8,000	-	8,000	-	ns	12
t <sub>FRS</sub>	$\overline{CE}$ Delay Time from $\overline{RFSH}$ (Self Refresh)	160	-	190	-	225	-	ns	12
t <sub>REF</sub>	Refresh Period (512 cycle, A0~A8)	-	8	-	8	-	8	ms	
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	

NOTES:

- 1) Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2) All voltage are referenced to GND.
- 3)  $I_{DDO}$  depends on cycle rate.
- 4)  $I_{DDO}$  depends on output loading. Specified values are obtained with the output open.
- 5) An initial pause of 100 $\mu$ s with high  $\overline{CE}$  is required after power-up, before proper device operation is achieved.
- 6) AC measurements assume  $t_T = 5$ ns.
- 7) Timing reference level

Input Level :  $V_{IH} = 2.6V$   
 $V_{IL} = 0.6V$   
 Input Reference Level :  $V_{IH} = 2.4V$   
 $V_{IL} = 0.8V$   
 Output Reference Level:  $V_{OH} = 2.2V$   
 $V_{OL} = 0.8V$



- 8) Measured with a load equivalent to 2 TTL loads and 100pF.
- 9)  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 10) In write cycles, the input data is latched at the earlier of R/W or  $\overline{CE}$  rising edge. Therefore the input data must be valid during set-up time ( $t_{DSW}$  or  $t_{DSC}$ ) and hold time ( $t_{DHW}$  or  $t_{DHC}$ ).
- 11) All address inputs are latched at the falling edge of  $\overline{CE}$ . Therefore all address inputs must be valid during  $t_{ASC}$  and  $t_{AHC}$ .
- 12) Two refresh operation - auto refresh and self refresh are defined by the  $\overline{RFSH}$  pulse width under the condition of  $\overline{CE} = V_{IH}$ .

Auto refresh :  $\overline{RFSH}$  pulse width  $\cong t_{FAP}(\text{max.})$

Self refresh :  $\overline{RFSH}$  pulse width  $\cong t_{FAS}(\text{min.})$


The timing parameter ( $t_{FRS}$ ) must be kept for proper device operation in the following conditions.

- after self refresh
- in case of " $\overline{RFSH}$ " = "L" after power-up

DATA RETENTION CHARACTERISTICS (Ta = 0 ~ 70 °C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DH</sub>	Data Retention Supply Voltage	3.0	-	5.5	V
I <sub>DDF2</sub>	Self Refresh Current	V <sub>DH</sub> = 3.0V	-	40	μA
		V <sub>DH</sub> = 5.5V	-	100	200
t <sub>R</sub>	Recovery Time	5	-	-	mS

\*The falling slope of V<sub>DD</sub> must be more than 50ms in order to operate the device safely. (20ms/V)




(Note) • CS,  $\overline{OE}$ , R/W, A0~A16 = Don't care


- I<sub>DDF1</sub> is applied in  $\overline{RFSH} = V_{IL} \text{ max.}, \overline{CE} = V_{IH} \text{ min.}$
- At any state but Data Retention Mode, Auto Refresh or CE Only Refresh with 512cycle/8ms is required.

TIMING WAVEFORMS

READ CYCLE




WRITE CYCLE-1 ( $\overline{OE}$  Fix High)




TC518129AFWL-80LV  
 TC518129AFWL-10LV  
 TC518129AFWL-12LV

WRITE CYCLE - 2 ( $\overline{OE}$  Clock)



WRITE CYCLE - 3 ( $\overline{OE}$  Fix Low)




▨ : Don't care




TC518129AFWL-80LV  
 TC518129AFWL-10LV  
 TC518129AFWL-12LV


RFSH AUTO REFRESH




SELF REFRESH




CS STANDBY MODE



$I_{DDF2}$   $V_{DD}$  Characteristics




$I_{DDF2}$  Temp. Characteristics





Battery Back Up applicable example




- \*1 : Ceramic condenser
  - \*2 : Tantalum condenser
- (The large Bypass condenser is preferable, as the noise is absorbed when the power supply is switched.)

This circuit does not have memory protection. Therefore, rapid turn off of the power supply must be avoided. Enter the Self Refresh Mode before changing to Battery Back Up Power Supply.

OUTLINE DRAWINGS

(SOP32-P-525)

単位: mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.



524,288 WORDS × 8 BIT CMOS PSEUDO STATIC RAM

**PRELIMINARY**

**DESCRIPTION**


The TC518512 Family is a 4M bit high-speed CMOS Pseudo-Static RAM organized as 524,288 words by 8 bits. The TC518512 Family utilizes one transistor dynamic memory cell array with CMOS peripheral circuitry to achieve large capacity, high speed accesses, and low power requirements, using a single 5V power supply. The RFSH input allows two types of refresh operations: Auto Refresh and Self Refresh. The TC518512 Family has a static RAM-like write functionality, which allows easy interfacing to a microprocessor. The TC518512 Family is pin-compatible with the 1M bit static RAM. The TC518512PL is offered in a standard 32 pin 0.6 inch width plastic DIP. The TC518512FL is offered in a standard 32 pin 0.525 inch width small out-line plastic flat package.

**FEATURES**

- Organization: 4M bit (524,288 word × 8bit)
- Fast Access Time and Low Power Dissipation
- Single Power Supply: 5V ± 10%
- Auto refresh uses an internal counter.
- Self refresh uses an internal timer.
- All inputs and outputs : TTL compatible
- 2048 refresh cycle/32ms
- Logic Compatible: SRAM R/W Pin
- 32 Pin Standard Plastic PKG
  - PL : 600 mil DIP
  - FL : 525 mil SOP

	TC518512PL Family	
	-80	-10
t <sub>CEA</sub> $\overline{CE}$ Access Time	80ns	100ns
t <sub>OEa</sub> $\overline{OE}$ Access Time	35ns	40ns
t <sub>RC</sub> Cycle Time	130ns	160ns
Power Dissipation	385mW	330mW
Self Refresh Current	200µA	


**PIN CONNECTION**



**PIN NAMES**

A0 ~ A18	Address Inputs
R/W	Read / Write Control Input
$\overline{OE}$ /RFSH	Output Enable Input Refresh Input
$\overline{CE}$	Chip Enable Inputs
I/O1 ~ I/O8	Data Inputs / Outputs
V <sub>DD</sub>	Power
GND	Ground

**BLOCK DIAGRAM**





# CMOS Static RAM

---



8,192 WORD X 8 BIT CMOS STATIC RAM

**DESCRIPTION**

The TC5563APL is a 65,536 bit static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operates from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 5mA/MHz and maximum access time of 100ns/120ns/150ns. When CE2 is a logical low or CE1 is a logical high, the device is placed in low power standby mode in which standby current is 2µA typically. The TC5563APL has three control inputs. Two chip enables (CE1, CE2) allow for device selection and data retention control, and an output enable input (OE) provides fast memory access. Thus the TC5563APL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required. The TC5563APL also features pin compatibility with the 64K bit EPROM (TMM2764D). RAM and EPROM are then interchangeable in the same socket, resulting in flexibility in the definition of the quantity of RAM versus EPROM in microprocessor application systems. The TC5563APL is offered in a dual-in-line 28 pin standard 300 mil plastic package.

**FEATURES**


- Low Power Dissipation  
27.5mW/MHz(Max.) Operating
- Standby Current: 100µA(Max.) Ta=70°C.
- Access Time  
TC5563APL-10: 100ns(Max.)  
TC5563APL-12: 120ns(Max.)  
TC5563APL-15: 150ns(Max.)
- 5V Single Power Supply
- Power Down Features: CE2, CE1
- Fully Static Operation
- Data Retention Supply Voltage: 2.0 ~ 5.5V

- Directly TTL Compatible: All Inputs and Outputs
- Pin Compatible with 2764 type EPROM
- TC5565APL Family (Package type)

Package Type	Device Name
600 mil DIP	*TC5565APL
300 mil DIP (Slim Package)	TC5563APL
Flat Package (SOP)	*TC5565AFL

\*: See TC5565APL/AFL Technical Data.


**PIN CONNECTION (TOP VIEW)**



**PIN NAMES**

A0 ~ A12	Address Inputs
R/W	Read/Write Control Input
OE	Output Enable Input
CE1, CE2	Chip Enable Inputs
I/O1 ~ I/O8	Data Input/Output
VDD	Power (+5V)
GND	Ground
N.C.	No Connection

**BLOCK DIAGRAM**





# TC5563APL-10, TC5563APL-12 TC5563APL-15

## OPERATION MODE

OPERATION MODE	$\overline{CE1}$	CE2	$\overline{OE}$	R/W	I/O1 ~ I/O8	POWER
Read	L	H	L	H	DOUT	IDDO
Write	L	H	*	L	DIN	IDDO
Output Deselect	L	H	H	H	High-Z	IDDO
Standby	H	*	*	*	High-Z	IDDS
	*	L	*	*	High-Z	IDDS

\*: H or L

## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.3 ~ 7.0	V
V <sub>IN</sub>	Input Voltage	-0.3* ~ 7.0	V
V <sub>I/O</sub>	Input and Output Voltage	-0.5 ~ V <sub>DD</sub> +0.5	V
P <sub>D</sub>	Power Dissipation	0.8	W
T <sub>solder</sub>	Soldering Temperature	260 · 10	°C · sec
T <sub>stg</sub>	Storage Temperature	-55 ~ 150	°C
T <sub>opr</sub>	Operating Temperature	0 ~ 70	°C

\*: -3.0V at pulse width 50ns Max.

## D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> +0.3	
V <sub>IL</sub>	Input Low Voltage	-0.3*	-	0.8	
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	

\*: -3.0V at pulse width 50ns Max.

# TC5563APL-10, TC5563APL-12 TC5563APL-15

D.C. and OPERATING CHARACTERISTICS (Ta=0~70°C, VDD=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> =0~V <sub>DD</sub>	-	-	±1.0	μA	
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> =2.4V	-1.0	-	-	mA	
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> =0.4V	4.0	-	-	mA	
I <sub>LO</sub>	Output Leakage Current	$\overline{CE1}=V_{IH}$ or CE2=V <sub>IL</sub> or R/W=V <sub>IL</sub> or $\overline{OE}=V_{IH}$ V <sub>OUT</sub> =0~V <sub>DD</sub>	-	-	±1.0	μA	
I <sub>DDO1</sub>	Operating Current	V <sub>DD</sub> =5.5V CE1=V <sub>IL</sub> CE2=V <sub>IH</sub> Other input= V <sub>IH</sub> /V <sub>IL</sub> I <sub>OUT</sub> =0mA	t <sub>cycle</sub> =1.0μs	-	-	10	mA
			TC5563APL-10 t <sub>cycle</sub> =100ns	-	-	45	mA
			TC5563APL-12 t <sub>cycle</sub> =120ns	-	-	40	mA
			TC5563APL-15 t <sub>cycle</sub> =150ns	-	-	35	mA
I <sub>DDO2</sub>	Operating Current	V <sub>DD</sub> =5.5V CE1=0.2V CE2=V <sub>DD</sub> -0.2V Other input= V <sub>DD</sub> -0.2V/0.2V I <sub>OUT</sub> =0mA	t <sub>cycle</sub> =1.0μs	-	-	5	mA
			TC5563APL-10 t <sub>cycle</sub> =100ns	-	-	40	mA
			TC5563APL-12 t <sub>cycle</sub> =120ns	-	-	35	mA
			TC5563APL-15 t <sub>cycle</sub> =150ns	-	-	30	mA
I <sub>DDS1</sub>	Standby Current	$\overline{CE1}=V_{IH}$ or CE2=V <sub>IL</sub>	-	-	3	mA	
* I <sub>DDS2</sub>	Standby Current	$\overline{CE1}=V_{DD}-0.2V$ or CE2=0.2V	V <sub>DD</sub> =5.5V - V <sub>DD</sub> =3.0V	2 - 1	100 - 50	μA	

\*: In standby mode with  $\overline{CE1} \geq V_{DD}-0.2V$ , these specification limits are guaranteed under the condition of CE2  $\geq V_{DD}-0.2V$  or CE2  $\leq 0.2V$ .

CAPACITANCE (Ta=25°C)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> =GND	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> =GND	10	

Note: This parameter is periodically sampled and is not 100% tested.

# TC5563APL-10, TC5563APL-12 TC5563APL-15

A.C. CHARACTERISTICS ( $T_a=0\sim 70^{\circ}\text{C}$ ,  $V_{DD}=5\text{V}\pm 10\%$ )

## READ CYCLE

SYMBOL	PARAMETER	TC5563APL-10L		TC5563APL-12L		TC5563APL-15L		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{RC}$	Read Cycle Time	100	-	120	-	150	-	ns
$t_{ACC}$	Address Access Time	-	100	-	120	-	150	
$t_{CO1}$	CE1 Access Time	-	100	-	120	-	150	
$t_{CO2}$	CE2 Access Time	-	100	-	120	-	150	
$t_{OE}$	Output Enable to Output Valid	-	50	-	60	-	70	
$t_{COE}$	Chip Enable (CE1, CE2) to Output in Low-Z	10	-	10	-	15	-	
$t_{OEE}$	Output Enable to Output in Low-Z	5	-	5	-	5	-	
$t_{OD}$	Chip Enable (CE1, CE2) to Output in High-Z	-	35	-	40	-	50	
$t_{ODO}$	Output Enable to Output in High-Z	-	35	-	40	-	50	
$t_{OH}$	Output Data Hold Time	20	-	20	-	20	-	

## WRITE CYCLE


SYMBOL	PARAMETER	TC5563APL-10L		TC5563APL-12L		TC5563APL-15L		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{WC}$	Write Cycle Time	100	-	120	-	150	-	ns
$t_{WP}$	Write Pulse Width	60	-	70	-	90	-	
$t_{CW}$	Chip Selection to End of Write	80	-	85	-	100	-	
$t_{AS}$	Address Set up Time	0	-	0	-	0	-	
$t_{WR}$	Write Recovery Time	0	-	0	-	0	-	
$t_{ODW}$	R/W to Output High-Z	-	35	-	40	-	50	
$t_{OEW}$	R/W to Output Low-Z	5	-	5	-	10	-	
$t_{DS}$	Data Set up Time	40	-	50	-	60	-	
$t_{DH}$	Data Hold Time	0	-	0	-	0	-	

## A.C. TEST CONDITION


Output Load : 100pF + 1 TTL Gate  
 Input Pulse Level : 0.6V, 2.4V  
 Timing Measurement  $V_{IN}$  : 0.8V, 2.2V  
 Reference Level  $V_{OUT}$  : 0.8V, 2.2V  
 $t_r, t_f$  : 5ns

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)




# TC5563APL-10, TC5563APL-12 TC5563APL-15

## WRITE CYCLE 2 (4) ( $\overline{CE1}$ Controlled Write)



## WRITE CYCLE 3 (4) ( $CE2$ Controlled Write)



Note 1. R/W is High for Read Cycle.


2. Assuming that  $\overline{CE1}$  Low transition or  $CE2$  High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
3. Assuming that  $\overline{CE1}$  High transition or  $CE2$  Low transition occurs coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
4. Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in high impedance state during this period.

DATA RETENTION CHARACTERISTICS (Ta=0~70°C)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	V
I <sub>DD2</sub>	Standby Supply Current	V <sub>DD</sub> =3.0V	-	50	μA
		V <sub>DD</sub> =5.5V	-	100	
t <sub>CDR</sub>	Chip Deselection to Data Retention Mode	0	-	-	μs
t <sub>R</sub>	Recovery Time	t <sub>RC</sub> *	-	-	μs

\*: Read cycle time.

$\overline{CE1}$  Controlled Data Retention Mode (1)



$CE2$  Controlled Data Retention Mode (3)



# TC5563APL-10, TC5563APL-12 TC5563APL-15

- Note 1: In  $\overline{CE1}$  controlled data retention mode, minimum standby current mode is achieved under the condition of  $CE2 \leq 0.2V$  or  $CE2 \geq V_{DD}-0.2V$ .
- 2: If the  $V_{IH}$  of  $\overline{CE1}$  is 2.2V in active operation,  $I_{DDs1}$  current flows during the period that the  $V_{DD}$  voltage is going down from 4.5V to 2.4V.
- 3: In  $CE2$  controlled data retention mode, minimum standby current mode is achieved under the condition of  $CE2 \leq 0.2V$ .

## DEVICE INFORMATION

The TC5563APL is an asynchronous RAM using address activated circuit technology, thus the internal operation is synchronous. Then once row address change occur, the precharge operation is executed by internal pulse generated from row address transient. Therefore the peak current flows only after row address change, as shown in the following figure.

This peak current may induce the noise on  $V_{DD}/GND$  lines. Thus the use of about 0.1 $\mu$ F decoupling capacitor for every device is recommended to eliminate such noise.





Fig. Typical Current Waveforms

# TC5563APL-10, TC5563APL-12 TC5563APL-15

OUTLINE DRAWINGS (DIP28-P-300B)

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.





# TC5563APL-10L, TC5563APL-12L TC5563APL-15L

8,192 WORD X 8 BIT CMOS STATIC RAM

## DESCRIPTION

The TC5563APL is a 65,536 bit static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operates from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 5mA/MHz and maximum access time of 100ns/120ns/150ns. When CE2 is a logical low or CE1 is a logical high, the device is placed in low power standby mode in which standby current is 0.6µA typically. The TC5563APL has three control inputs. Two chip enables (CE1, CE2) allow for device selection and data retention control, and an output enable input (OE) provides fast memory access. Thus the TC5563APL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required. The TC5563APL also features pin compatibility with the 64K bit EPROM (TMM2764D). RAM and EPROM are then interchangeable in the same socket, resulting in flexibility in the definition of the quantity of RAM versus EPROM in microprocessor application systems. The TC5563APL is offered in a dual-in-line 28 pin standard 300 mil plastic package.

## FEATURES

- Low Power Dissipation  
27.5mW/MHz (Max.) Operating
- Standby Current: 1µA (Max.) Ta=25°C
- Access Time  
TC5563APL-10L: 100ns (Max.)  
TC5563APL-12L: 120ns (Max.)  
TC5563APL-15L: 150ns (Max.)
- 5V Single Power Supply
- Power Down Features: CE2, CE1
- Fully Static Operation

- Data Retention Supply Voltage: 2.0 ~ 5.5V
- Directly TTL Compatible: All Inputs and Outputs
- Pin Compatible with 2764 type EPROM
- TC5565APL Family (Package Type)

Package Type	Device Name
600 mil DIP	*TC5565APL
300 mil DIP (Slim Package)	TC5563APL
Flat Package (SOP)	*TC5565AFL

\*: See TC5565APL/AFL Technical Data.


## PIN CONNECTION (TOP VIEW)

TC5563APL				64k bit EPROM TMM2764D			
N.C.	1	28	VDD	Vpp	1	28	VCC
A12	2	27	R/W	A12	2	27	PGM
A7	3	26	CE2	A7	3	26	N.C.
A6	4	25	A8	A6	4	25	A8
A5	5	24	A9	A5	5	24	A9
A4	6	23	A11	A4	6	23	A11
A3	7	22	OE	A3	7	22	OE
A2	8	21	A10	A2	8	21	A10
A1	9	20	CE1	A1	9	20	CE
A0	10	19	I/O8	A0	10	19	O7
I/O1	11	18	I/O9	00	11	18	O6
I/O2	12	17	I/O6	01	12	17	O5
I/O3	13	16	I/O5	02	13	16	O4
GND	14	15	I/O4	GND	14	15	O3

## PIN NAMES

AO ~ A12	Address Inputs
R/W	Read/Write Control Input
OE	Output Enable Input
CE1, CE2	Chip Enable Inputs
I/O1 ~ I/O8	Data Inputs/Outputs
VDD	Power (+5V)
GND	Ground
N.C.	No Connection

## BLOCK DIAGRAM



# TC5563APL-10L, TC5563APL-12L TC5563APL-15L

## OPERATION MODE

OPERATION MODE	$\overline{CE1}$	CE2	$\overline{OE}$	R/W	I/O1 ~ I/O8	POWER
Read	L	H	L	H	DOUT	I <sub>DDO</sub>
Write	L	H	*	L	DIN	I <sub>DDO</sub>
Output Deselect	L	H	H	H	High-Z	I <sub>DDO</sub>
Standby	H	*	*	*	High-Z	I <sub>DDS</sub>
	*	L	*	*	High-Z	

\*: H or L

## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.3 ~ 7.0	V
V <sub>IN</sub>	Input Voltage	-0.3* ~ 7.0	V
V <sub>I/O</sub>	Input and Output Voltage	-0.5 ~ V <sub>DD</sub> +0.5	V
P <sub>D</sub>	Power Dissipation	0.8	W
T <sub>solder</sub>	Soldering Temperature	260 ± 10	°C · sec
T <sub>stg</sub>	Storage Temperature	-55 ~ 150	°C
T <sub>opr</sub>	Operating Temperature	0 ~ 70	°C

\*: -3.0V at pulse width 50ns Max.

## D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> +0.3	
V <sub>IL</sub>	Input Low Voltage	-0.3*	-	0.8	
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	

\*: -3.0V at pulse width 50ns Max.

# TC5563APL-10L, TC5563APL-12L TC5563APL-15L

D.C. and OPERATING CHARACTERISTICS ( $T_a=0\sim 70^\circ\text{C}$ ,  $V_{DD}=5V\pm 10\%$ )

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
I <sub>IL</sub>	Input Leakage Current	$V_{IN}=0\sim V_{DD}$	-	-	±1.0	μA		
I <sub>OH</sub>	Output High Current	$V_{OH}=2.4V$	-1.0	-	-	mA		
I <sub>OL</sub>	Output Low Current	$V_{OL}=0.4V$	4.0	-	-	mA		
I <sub>LO</sub>	Output Leakage Current	$\overline{CE1}=V_{IH}$ or $CE2=V_{IL}$ or $R/W=V_{IL}$ or $\overline{OE}=V_{IH}$ $V_{OUT}=0\sim V_{DD}$	-	-	±1.0	μA		
I <sub>DDO1</sub>	Operating Current	$V_{DD}=5.5V$ $\overline{CE1}=V_{IL}$ $CE2=V_{IH}$ Other input= $V_{IH}/V_{IL}$ $I_{OUT}=0mA$	$t_{cycle}=1.0\mu s$		-	-	10	mA
			TC5563APL-10L	$t_{cycle}=100ns$	-	-	45	mA
			TC5563APL-12L	$t_{cycle}=120ns$	-	-	40	mA
			TC5563APL-15L	$t_{cycle}=150ns$	-	-	35	mA
I <sub>DDO2</sub>	Operating Current	$V_{DD}=5.5V$ $\overline{CE1}=0.2V$ $CE2=V_{DD}-0.2V$ Other input= $V_{DD}-0.2V/0.2V$ $I_{OUT}=0mA$	$t_{cycle}=1.0\mu s$		-	-	5	mA
			TC5563APL-10L	$t_{cycle}=100ns$	-	-	40	mA
			TC5563APL-12L	$t_{cycle}=120ns$	-	-	35	mA
			TC5563APL-15L	$t_{cycle}=150ns$	-	-	30	mA
I <sub>DDO1</sub>	Standby Current	$\overline{CE1}=V_{IH}$ or $CE2=V_{IL}$	-	-	3	mA		
* I <sub>DDO2</sub>	Standby Current	$\overline{CE1}=V_{DD}-0.2V$ or $CE2=0.2V$	$T_a=25^\circ\text{C}$		-	0.6	1.0	μA
			$T_a=0\sim 70^\circ\text{C}$		-	-	30	

\*: In standby mode with  $\overline{CE1} \geq V_{DD}-0.2V$ , these specification limits are guaranteed under the condition of  $CE2 \geq V_{DD}-0.2V$  or  $CE2 \leq 0.2V$ .

## CAPACITANCE ( $T_a=25^\circ\text{C}$ )

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	$V_{IN}=GND$	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT}=GND$	10	

Note: This parameter is periodically sampled and is not 100% tested.

# TC5563APL-10L, TC5563APL-12L TC5563APL-15L

A.C. CHARACTERISTICS ( $T_a=0 \sim 70^\circ\text{C}$ ,  $V_{DD}=5V \pm 10\%$ )

## READ CYCLE

SYMBOL	PARAMETER	TC5563APL-10L		TC5563APL-12L		TC5563APL-15L		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{RC}$	Read Cycle Time	100	-	120	-	150	-	ns
$t_{ACC}$	Address Access Time	-	100	-	120	-	150	
$t_{CO1}$	CE1 Access Time	-	100	-	120	-	150	
$t_{CO2}$	CE2 Access Time	-	100	-	120	-	150	
$t_{OE}$	Output Enable to Output Valid	-	50	-	60	-	70	
$t_{COE}$	Chip Enable (CE1, CE2) to Output in Low-Z	10	-	10	-	15	-	
$t_{OEE}$	Output Enable to Output in Low-Z	5	-	5	-	5	-	
$t_{OD}$	Chip Enable (CE1, CE2) to Output in High-Z	-	35	-	40	-	50	
$t_{ODO}$	Output Enable to Output in High-Z	-	35	-	40	-	50	
$t_{OH}$	Output Data Hold Time	20	-	20	-	20	-	


## WRITE CYCLE

SYMBOL	PARAMETER	TC5563APL-10L		TC5563APL-12L		TC5563APL-15L		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{WC}$	Write Cycle Time	100	-	100	-	150	-	ns
$t_{WP}$	Write Pulse Width	60	-	70	-	90	-	
$t_{CW}$	Chip Selection to End of Write	80	-	85	-	100	-	
$t_{AS}$	Address Set up Time	0	-	0	-	0	-	
$t_{WR}$	Write Recovery Time	0	-	0	-	0	-	
$t_{ODW}$	R/W to Output High-Z	-	35	-	40	-	50	
$t_{OEW}$	R/W to Output Low-Z	5	-	5	-	5	-	
$t_{DS}$	Data Set up Time	40	-	50	-	60	-	
$t_{DH}$	Data Hold Time	0	-	0	-	0	-	


## A.C. TEST CONDITION

Output Load : 100pF + 1 TTL Gate  
 Input Pulse Level : 0.6V, 2.4V  
 Timing Measurement  $V_{IN}$  : 0.8V, 2.2V  
 Reference Level  $V_{OUT}$  : 0.8V, 2.2V  
 $t_r, t_f$  : 5ns

TIMING WAVEFORMS  
READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)




TC5563APL-10L, TC5563APL-12L  
 TC5563APL-15L

WRITE CYCLE 2 (4) ( $\overline{\text{CE1}}$  Controlled Write)



WRITE CYCLE 3 (4) ( $\text{CE2}$  Controlled Write)



Note 1. R/W is High for Read Cycle.


2. Assuming that  $\overline{CE1}$  Low transition or CE2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
3. Assuming that  $\overline{CE1}$  High transition or CE2 Low transition occur coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
4. Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in high impedance state during this period.

DATA RETENTION CHARACTERISTICS (Ta=0~70°C)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VDR	Data Retention Supply Voltage	2.0	-	5.5	V
IDDS2	Standby Supply Current	VDD=3.0V	-	15	μA
		VDD=5.5V	-	30	
t <sub>CDR</sub>	Chip Deselection to Data Retention Mode	0	-	-	μs
t <sub>R</sub>	Recovery Time	t <sub>RC</sub> *	-	-	μs

\*: Read cycle time.

$\overline{CE1}$  Controlled Data Retention Mode (1)



CE2 Controlled Data Retention Mode (3)





# TC5563APL-10L, TC5563APL-12L TC5563APL-15L

- Note 1: In  $\overline{CE1}$  controlled data retention mode, minimum standby current mode is achieved under the condition of  $CE2 \leq 0.2V$  or  $CE2 \geq V_{DD}-0.2V$ .
- 2: If the  $V_{IH}$  of  $\overline{CE1}$  is 2.2V in active operation,  $I_{DDs1}$  current flows during the period that the  $V_{DD}$  voltage is going down from 4.5V to 2.4V.
- 3: In  $CE2$  controlled data retention mode, minimum standby current mode is achieved under the condition of  $CE2 \leq 0.2V$ .

## DEVICE INFORMATION

The TC5563APL is an asynchronous RAM using address activated circuit technology, thus the internal operation is synchronous. Then once row address change occur, the precharge operation is executed by internal pulse generated from row address transient. Therefore the peak current flows only after row address change, as shown in the following figure.

This peak current may induce the noise on  $V_{DD}/GND$  lines. Thus the use of about 0.1 $\mu$ F decoupling capacitor for every device is recommended to eliminate such noise.





Fig. Typical Current Waveforms

# TC5563APL-10L, TC5563APL-12L TC5563APL-15L

OUTLINE DRAWINGS (DIP28-P-300B)

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.



# TC5565APL-10, TC5565APL-12, TC5565APL-15 TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

8,192 WORD X 8 BIT CMOS STATIC RAM

## DESCRIPTION

The TC5565APL/AFL is a 65,536 bit static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operates from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 5mA/MHz and maximum access time of 100ns/120ns/150ns.

When  $\overline{CE2}$  is a logical low or  $\overline{CE1}$  is a logical high, the device is placed in low power standby mode in which standby current is 2 $\mu$ A typically. The TC5565APL/AFL has three control inputs. Two chip enables ( $\overline{CE1}$ ,  $\overline{CE2}$ ) allow for device selection and data retention control, and an output enable input ( $\overline{OE}$ ) provides fast memory access. Thus the TC5565APL/AFL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required. The TC5565APL also features pin compatibility with the 65K bit EPROM (TMM2764D). RAM and EPROM are then interchangeable in the same socket, resulting in flexibility in the definition of the quantity of RAM versus EPROM in microprocessor application systems. The TC5565APL is offered in a dual-in-line 28 pin standard plastic package. The TC5565AFL is offered in 28 pin mini Flat Package.

## FEATURES

- Low Power Dissipation  
27.5mW/MHz (Max.) Operating
- Standby Current: 100 $\mu$ A (Max.)  $T_a=70^\circ\text{C}$
- Access Time  
TC5565APL/AFL-10 : 100ns (Max.)  
TC5565APL/AFL-12 : 120ns (Max.)  
TC5565APL/AFL-15 : 150ns (Max.)
- 5V Single Power Supply
- Power Down Features:  $\overline{CE2}$ ,  $\overline{CE1}$
- Fully Static Operation
- Data Retention Supply Voltage: 2.0 ~ 5.5V

- Directly TTL Compatible: All Inputs and Outputs
- Pin Compatible with 2764 type EPROM
- TC5565APL Family (Package Type)

Package Type	Device Name
600 mil DIP	TC5565APL
300 mil DIP (Slim Package)	*TC5563APL
Flat Package (SOP)	TC5565AFL

\*: See TC5563APL Technical Data


## PIN CONNECTION (TOP VIEW) 64k bit EPROM TMM2764D

TC5565APL/AFL				64k bit EPROM TMM2764D			
N.C.	1	28	VDD	VPP	1	28	VCC
A12	2	27	R/W	A12	2	27	PGM
A7	3	26	$\overline{CE2}$	A7	3	26	N.C.
A6	4	25	A8	A6	4	25	A8
A5	5	24	A9	A5	5	24	A9
A4	6	23	All	A4	6	23	All
A3	7	22	$\overline{OE}$	A3	7	22	$\overline{OE}$
A2	8	21	A10	A2	8	21	A10
A1	9	20	$\overline{CE1}$	A1	9	20	$\overline{CE1}$
A0	10	19	I/O8	A0	10	19	O7
I/O1	11	18	I/O8	O0	11	18	O6
I/O2	12	17	I/O6	O1	12	17	O5
I/O3	13	16	I/O5	O2	13	16	O4
GND	14	15	I/O4	GND	14	15	O3

## PIN NAMES

A0 ~ A12	Address Inputs
R/W	Read/Write Control Input
$\overline{OE}$	Output Enable Input
$\overline{CE1}$ , $\overline{CE2}$	Chip Enable Inputs
I/O1 ~ I/O8	Data Input/Output
VDD	Power (+5V)
GND	Ground
N.C.	No Connection

## BLOCK DIAGRAM



TC5565APL-10, TC5565APL-12, TC5565APL-15  
 TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

OPERATION MODE

OPERATION MODE	$\overline{CE1}$	CE2	$\overline{OE}$	R/W	I/O1 ~ I/O8	POWER
Read	L	H	L	H	D <sub>OUT</sub>	I <sub>DDO</sub>
Write	L	H	*	L	D <sub>IN</sub>	I <sub>DDO</sub>
Output Deselect	L	H	H	H	High-Z	I <sub>DDO</sub>
Standby	H	*	*	*	High-Z	I <sub>DDS</sub>
	*	L	*	*	High-Z	I <sub>DDS</sub>

\* : H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.3 ~ 7.0	V
V <sub>IN</sub>	Input Voltage	-0.3* ~ 7.0	V
V <sub>I/O</sub>	Input and Output Voltage	-0.5 ~ V <sub>DD</sub> +0.5	V
P <sub>D</sub>	Power Dissipation	1.0/0.6**	W
T <sub>solder</sub>	Soldering Temperature	260 • 10	°C • sec
T <sub>stg</sub>	Storage Temperature	-55 ~ 150	°C
T <sub>opr</sub>	Operating Temperature	0 ~ 70	°C

\* : -3.0V at pulse width 50ns Max.

\*\* : Flat package

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> +0.3	
V <sub>IL</sub>	Input Low Voltage	-0.3*	-	0.8	
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	

\*: -3.0V at pulse width 50ns Max.

# TC5565APL-10, TC5565APL-12, TC5565APL-15 TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

D.C. and OPERATING CHARACTERISTICS ( $T_a=0 \sim 70^\circ\text{C}$ ,  $V_{DD}=5V \pm 10\%$ )

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
$I_{IL}$	Input Leakage Current	$V_{IN}=0 \sim V_{DD}$	-	-	$\pm 1.0$	$\mu\text{A}$		
$I_{OH}$	Output High Current	$V_{OH}=2.4V$	-1.0	-	-	mA		
$I_{OL}$	Output Low Current	$V_{OL}=0.4V$	4.0	-	-	mA		
$I_{LO}$	Output Leakage Current	$\overline{CE}_1=V_{IH}$ or $CE_2=V_{IL}$ or $R/W=V_{IL}$ or $\overline{OE}=V_{IH}$ $V_{OUT}=0 \sim V_{DD}$	-	-	$\pm 1.0$	$\mu\text{A}$		
$I_{DD01}$	Operating Current	$V_{DD}=5.5V$ $\overline{CE}_1=V_{IL}$ $CE_2=V_{IH}$ Other input= $V_{IH}/V_{IL}$ $I_{OUT}=0\text{mA}$	$t_{\text{cycle}}=1.0\mu\text{s}$	-	-	10	mA	
			TC5565APL-10 TC5565AFL-10	$t_{\text{cycle}}=100\text{ns}$	-	-	45	mA
			TC5565APL-12 TC5565AFL-12	$t_{\text{cycle}}=120\text{ns}$	-	-	40	mA
			TC5565APL-15 TC5565AFL-15	$t_{\text{cycle}}=150\text{ns}$	-	-	35	mA
$I_{DD02}$	Operating Current	$V_{DD}=5.5V$ $\overline{CE}_1=0.2V$ $CE_2=V_{DD}-0.2V$ Other input= $V_{DD}-0.2V/0.2V$ $I_{OUT}=0\text{mA}$	$t_{\text{cycle}}=1.0\mu\text{s}$	-	-	5	mA	
			TC5565APL-10 TC5565AFL-10	$t_{\text{cycle}}=100\text{ns}$	-	-	40	mA
			TC5565APL-12 TC5565AFL-12	$t_{\text{cycle}}=120\text{ns}$	-	-	35	mA
			TC5565APL-15 TC5565AFL-15	$t_{\text{cycle}}=150\text{ns}$	-	-	30	mA
$I_{DDS1}$	Standby Current	$\overline{CE}_1=V_{IH}$ or $CE_2=V_{IL}$	-	-	3	mA		
$*I_{DDS2}$		$\overline{CE}_1=V_{DD}-0.2V$ or $CE_2=0.2V$	$V_{DD}=5.5V$	-	2	100	$\mu\text{A}$	
			$V_{DD}=3.0V$	-	1	50		

\*: In standby mode with  $\overline{CE}_1 \geq V_{DD}-0.2V$ , these specification limits are guaranteed under the condition of  $CE_2 \geq V_{DD}-0.2V$  or  $CE_2 \leq 0.2V$ .

## CAPACITANCE ( $T_a=25^\circ\text{C}$ )

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN}=\text{GND}$	-	-	10	pF
$C_{OUT}$	Output Capacitance	$V_{OUT}=\text{GND}$	-	-	10	

Note: This parameter is periodically sampled and is not 100% tested.

# TC5565APL-10, TC5565APL-12, TC5565APL-15 TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

A.C. CHARACTERISTICS (Ta=0 ~ 70°C, VDD=5V±10%)

## Read Cycle

SYMBOL	PARAMETER	TC5565APL-10 TC5565AFL-10		TC5565APL-12 TC5565AFL-12		TC5565APL-15 TC5565AFL-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	100	-	120	-	150	-	ns
t <sub>ACC</sub>	Address Access Time	-	100	-	120	-	150	
t <sub>CO1</sub>	$\overline{CE_1}$ Access Time	-	100	-	120	-	150	
t <sub>CO2</sub>	CE <sub>2</sub> Access Time	-	100	-	120	-	150	
t <sub>OE</sub>	Output Enable to Output Valid	-	50	-	60	-	70	
t <sub>COE</sub>	Chip Enable ( $\overline{CE_1}$ , CE <sub>2</sub> ) to Output in Low-Z	10	-	10	-	15	-	
t <sub>OEE</sub>	Output Enable to Output in Low-Z	5	-	5	-	5	-	
t <sub>OD</sub>	Chip Enable ( $\overline{CE_1}$ , CE <sub>2</sub> ) to Output in High-Z	-	35	-	40	-	50	
t <sub>ODO</sub>	Output Enable to Output in High-Z	-	35	-	40	-	50	
t <sub>OH</sub>	Output Data Hold Time	20	-	20	-	20	-	

## Write Cycle

SYMBOL	PARAMETER	TC5565APL-10 TC5565AFL-10		TC5565APL-12 TC5565AFL-12		TC5565APL-15 TC5565AFL-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	100	-	120	-	150	-	ns
t <sub>WP</sub>	Write Pulse Width	60	-	70	-	90	-	
t <sub>CW</sub>	Chip Selection to End of Write	80	-	85	-	100	-	
t <sub>AS</sub>	Address Set up Time	0	-	0	-	0	-	
t <sub>WR</sub>	Write Recovery Time	0	-	0	-	0	-	
t <sub>ODW</sub>	R/W to Output High-Z	-	35	-	40	-	50	
t <sub>OEW</sub>	R/W to Output Low-Z	5	-	5	-	10	-	
t <sub>DS</sub>	Data Set up Time	40	-	50	-	60	-	
t <sub>DH</sub>	Data Hold Time	0	-	0	-	0	-	


## A.C. TEST CONDITION

Output Load : 100pF + 1 TTL Gate  
 Input Pulse Level : 0.6V, 2.4V  
 Timing Measurement V<sub>IN</sub> : 0.8V, 2.2V  
 Reference Level V<sub>OUT</sub> : 0.8V, 2.2V  
 t<sub>r</sub>, t<sub>f</sub> : 5ns


# TC5565APL-10, TC5565APL-12, TC5565APL-15 TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

## TIMING WAVEFORMS

### READ CYCLE (1)




### WRITE CYCLE 1 (4) (R/W Controlled Write)






TC5565APL-10, TC5565APL-12, TC5565APL-15  
 TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

WRITE CYCLE 2 (4) ( $\overline{\text{CE1}}$  Controlled Write)



WRITE CYCLE 3 (4) ( $\text{CE2}$  Controlled Write)



# TC5565APL-10, TC5565APL-12, TC5565APL-15 TC5565AFL-10, TC5565AFL-12, TC5565AFL-15


- Note 1. R/W is High for Read Cycle.
2. Assuming that  $\overline{CE1}$  Low transition or CE2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
  3. Assuming that  $\overline{CE1}$  High transition or CE2 Low transition occurs coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
  4. Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in high impedance state during this period.

## DATA RETENTION CHARACTERISTICS (Ta=0 ~ 70°C)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	V
I <sub>DD2</sub>	Standby Supply Current	V <sub>DD</sub> =3.0V	-	50	μA
		V <sub>DD</sub> =5.5V	-	100	
t <sub>CDR</sub>	Chip Deselection to Data Retention Mode	0	-	-	μs
t <sub>R</sub>	Recovery Time	t <sub>RC</sub> *	-	-	μs

\*: Read cycle time.

### $\overline{CE1}$ Controlled Data Retention Mode (1)



### CE2 Controlled Data Retention Mode (3)



# TC5565APL-10, TC5565APL-12, TC5565APL-15 TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

- Note 1: In  $\overline{CE1}$  controlled data retention mode, minimum standby current mode is achieved under the condition of  $CE2 \leq 0.2V$  or  $CE2 \geq V_{DD}-0.2V$ .
- 2: If the  $V_{IH}$  of  $\overline{CE1}$  is 2.2V in active operation,  $I_{DDs1}$  current flows during the period that the  $V_{DD}$  voltage is going down from 4.5V to 2.4V.
- 3: In  $CE2$  controlled data retention mode, minimum standby current mode is achieved under the condition of  $CE2 \leq 0.2V$ .

## DEVICE INFORMATION

The TC5565APL/AFL is an asynchronous RAM using address activated circuit technology, thus the internal operation is synchronous. Then once row address change occur, the precharge operation is executed by internal pulse generated from row address transient. Therefore the peak current flows only after row address change, as shown in the following figure. This peak current may induce the noise on  $V_{DD}/GND$  lines. Thus the use of about 0.1 $\mu$ F decoupling capacitor for every device is recommended to eliminate such noise.





Fig.1 Typical Current Waveforms

TC5565APL-10, TC5565APL-12, TC5565APL-15  
 TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

OUTLINE DRAWINGS (DIP28-P-600)

Unit in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC5565APL-10, TC5565APL-12, TC5565APL-15  
 TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

OUTLINE DRAWINGS (SOP28-P-450)

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

# TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

8,192 WORD X 8 BIT CMOS STATIC RAM

## DESCRIPTION

The TC5565APL/AFL is a 65,536 bit static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operates from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 5mA/MHz and maximum access time of 100ns/120ns/150ns.

When  $\overline{CE}_2$  is a logical low or  $\overline{CE}_1$  is a logical high, the device is placed in low power standby mode in which standby current is 0.6 $\mu$ A typically. The TC5565APL/AFL has three control inputs. Two chip enables ( $\overline{CE}_1$ ,  $\overline{CE}_2$ ) allow for device selection and data retention control, and an output enable input ( $\overline{OE}$ ) provides fast memory access. Thus the TC5565APL/AFL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required. The TC5565APL also features pin compatibility with the 64K bit EPROM (TMM2764D). RAM and EPROM are then interchangeable in the same socket, resulting in flexibility in the definition of the quantity of RAM versus EPROM in microprocessor application systems. The TC5565APL is offered in a dual-in-line 28 pin standard plastic package.

The TC5565AFL is offered in 28 pin mini Flat Package.

## FEATURES

- Low Power Dissipation  
27.5mW/MHz (Max.) Operating
- Standby Current: 1 $\mu$ A (Max.)  $T_a=25^\circ\text{C}$
- Access Time  
TC5565APL/AFL-10L: 100ns (Max.)  
TC5565APL/AFL-12L: 120ns (Max.)  
TC5565APL/AFL-15L: 150ns (Max.)
- 5V Single Power Supply
- Power Down Features:  $\overline{CE}_2$ ,  $\overline{CE}_1$
- Fully Static Operation
- Data Retention Supply Voltage: 2.0-5.5V \* See TC5563APL Technical Data.
- Directly TTL Compatible  
: All Inputs and Outputs
- Pin Compatible with 2764 type EPROM
- TC5565APL Family (Package Type)

Package Type	Device Name
600 mil DIP	TC5565APL
300 mil DIP (Slim Package)	*TC5563APL
Flat Package (SOP)	TC5565AFL


## PIN CONNECTION (TOP VIEW) 64k bit EPROM

TC5565APL/AFL		TMM2764D	
N.C. 1	28 VDD	Vpp1	28 VCC
A12 2	27 R/W	A12 2	27 PGM
A7 3	26 $\overline{CE}_2$	A7 3	26 N.C.
A6 4	25 A8	A6 4	25 A8
A5 5	24 A9	A5 5	24 A9
A4 6	23 A11	A4 6	23 A11
A3 7	22 $\overline{OE}$	A3 7	22 $\overline{OE}$
A2 8	21 A10	A2 8	21 A10
A1 9	20 $\overline{CE}_1$	A1 9	20 $\overline{CE}$
A0 10	19 I/O8	A0 10	19 I/O7
I/O1 11	18 I/O7	O0 11	18 I/O6
I/O2 12	17 I/O6	O1 12	17 I/O5
I/O3 13	16 I/O5	O2 13	16 I/O4
GND 14	15 I/O4	GND 14	15 I/O3

## PIN NAMES

A0~A12	Address Inputs
R/W	Read/Write Control Input
$\overline{OE}$	Output Enable Input
$\overline{CE}_1$ , $\overline{CE}_2$	Chip Enable Inputs
I/O1~I/O8	Data Input/Output
VDD	Power (+5V)
GND	Ground
N.C.	No Connection

## BLOCK DIAGRAM



**TC5565APL-10L, TC5565APL-12L, TC5565APL-15L**  
**TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L**

**OPERATION MODE**

OPERATION MODE	CE <sub>1</sub>	CE <sub>2</sub>	OE	R/W	I/O <sub>1</sub> -I/O <sub>8</sub>	POWER
Read	L	H	L	H	DOUT	I <sub>DDO</sub>
Write	L	H	*	L	DIN	I <sub>DDO</sub>
Output Deselect	L	H	H	H	High-Z	I <sub>DDO</sub>
Standby	H	*	*	*	High-Z	I <sub>DDS</sub>
	*	L	*	*	High-Z	I <sub>DDS</sub>

\*: H or L

**MAXIMUM RATINGS**

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.3-7.0	V
V <sub>IN</sub>	Input Voltage	-0.3*-7.0	V
V <sub>I/O</sub>	Input and Output Voltage	-0.5-V <sub>DD</sub> +0.5	V
PD	Power Dissipation	1.0/0.6**	W
T <sub>solder</sub>	Soldering Temperature	260 · 10	°C·sec
T <sub>stg</sub>	Storage Temperature	-55-150	°C
T <sub>opr</sub>	Operating Temperature	0-70	°C

\*: -3.0V at pulse width 50ns MAX.

\*\* : Flat package

**D.C RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3*	-	0.8	V
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	V

\*: -3.0V at pulse width 50ns MAX.

# TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

D.C. and OPERATING CHARACTERISTICS ( $T_a=0\sim 70^\circ\text{C}$ ,  $V_{DD}=5V\pm 10\%$ )

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
$I_{IL}$	Input Leakage Current	$V_{IN}=0\sim V_{DD}$	-	-	$\pm 1.0$	$\mu\text{A}$	
$I_{OH}$	Output High Current	$V_{OH}=2.4V$	-1.0	-	-	mA	
$I_{OL}$	Output Low Current	$V_{OL}=0.4V$	4.0	-	-	mA	
$I_{LO}$	Output Leakage Current	$\overline{CE1}=V_{IH}$ or $CE2=V_{IL}$ or $R/W=V_{IL}$ or $\overline{OE}=V_{IH}$ $V_{OUT}=0\sim V_{DD}$	-	-	$\pm 1.0$	$\mu\text{A}$	
$I_{DDO1}$	Operating Current	$V_{DD}=5.5V$ $\overline{CE1}=V_{IL}$ $CE2=V_{IH}$ Other input= $V_{IH}/V_{IL}$ $I_{OUT}=0\text{mA}$	$t_{\text{cycle}}=1.0\mu\text{s}$	-	-	10	mA
			TC5565APL-10L $t_{\text{cycle}}=100\text{ns}$	-	-	45	mA
			TC5565APL-12L $t_{\text{cycle}}=120\text{ns}$	-	-	40	mA
			TC5565APL-15L $t_{\text{cycle}}=150\text{ns}$	-	-	35	mA
$I_{DDO2}$	Operating Current	$V_{DD}=5.5V$ $\overline{CE1}=0.2V$ $CE2=V_{DD}-0.2V$ Other input= $V_{DD}-0.2V/0.2V$ $I_{OUT}=0\text{mA}$	$t_{\text{cycle}}=1.0\mu\text{s}$	-	-	5	mA
			TC5565APL-10L $t_{\text{cycle}}=100\text{ns}$	-	-	40	mA
			TC5565APL-12L $t_{\text{cycle}}=120\text{ns}$	-	-	35	mA
			TC5565APL-15L $t_{\text{cycle}}=150\text{ns}$	-	-	30	mA
$I_{DSS1}$	Standby Current	$\overline{CE1}=V_{IH}$ or $CE2=V_{IL}$	-	-	3	mA	
$I_{DSS2}^*$	Standby Current	$\overline{CE1}=V_{DD}-0.2V$ or $CE2=0.2V$	$T_a=25^\circ\text{C}$	-	0.6	1.0	$\mu\text{A}$
			$T_a=0\sim 70^\circ\text{C}$	-	-	30	

\*: In standby mode with  $\overline{CE1} \geq V_{DD}-0.2V$ , these specification limits are guaranteed under the condition of  $CE2 \geq V_{DD}-0.2V$  or  $CE2 \leq 0.2V$ .

CAPACITANCE ( $T_a=25^\circ\text{C}$ )

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN}=\text{GND}$	10	pF
$C_{OUT}$	Output Capacitance	$V_{OUT}=\text{GND}$	10	

Note: This parameter periodically sampled is not 100% tested.



# TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

A.C. CHARACTERISTICS (Ta=0-70°C, VDD=5V±10%)

## READ CYCLE

SYMBOL	PARAMETER	TC5565APL-10L		TC5565APL-12L		TC5565APL-15L		UNIT
		TC5565AFL-10L		TC5565AFL-12L		TC5565AFL-15L		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	100	-	120	-	150	-	ns
t <sub>ACC</sub>	Address Access Time	-	100	-	120	-	150	
t <sub>CO1</sub>	CE <sub>1</sub> Access Time	-	100	-	120	-	150	
t <sub>CO2</sub>	CE <sub>2</sub> Access Time	-	100	-	120	-	150	
t <sub>OE</sub>	Output Enable to Output Valid	-	50	-	60	-	70	
t <sub>COE</sub>	Chip Enable (CE <sub>1</sub> , CE <sub>2</sub> ) to Output in Low-Z	10	-	10	-	15	-	
t <sub>OEE</sub>	Output Enable to Output in Low-Z	5	-	5	-	5	-	
t <sub>OD</sub>	Chip Enable (CE <sub>1</sub> , CE <sub>2</sub> ) to Output in High-Z	-	35	-	40	-	50	
t <sub>ODO</sub>	Output Enable to Output in High-Z	-	35	-	40	-	50	
t <sub>OH</sub>	Output Data Hold Time	20	-	20	-	20	-	

## WRITE CYCLE


SYMBOL	PARAMETER	TC5565APL-10L		TC5565APL-12L		TC5565APL-15L		UNIT
		TC5565AFL-10L		TC5565AFL-12L		TC5565AFL-15L		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	100	-	120	-	150	-	ns
t <sub>WP</sub>	Write Pulse Width	60	-	70	-	90	-	
t <sub>CW</sub>	Chip Selection to End of Write	80	-	85	-	100	-	
t <sub>AS</sub>	Address Set up Time	0	-	0	-	0	-	
t <sub>WR</sub>	Write Recovery Time	0	-	0	-	0	-	
t <sub>ODW</sub>	R/W to Output High-Z	-	35	-	40	-	50	
t <sub>OEW</sub>	R/W to Output Low-Z	5	-	5	-	10	-	
t <sub>DS</sub>	Data Set up Time	40	-	50	-	60	-	
t <sub>DH</sub>	Data Hold Time	0	-	0	-	0	-	

## A.C. TEST CONDITION


Output Load : 100pF + 1 TTL Gate  
 Input Pulse Level : 0.6V, 2.4V  
 Timing Measurement VIN : 0.8V, 2.2V  
 Reference Level VOUT : 0.8V, 2.2V  
 t<sub>r</sub>, t<sub>f</sub> : 5ns

# TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

## TIMING WAVEFORMS READ CYCLE (1)




## WRITE CYCLE 1 (4) (R/W Controlled Write)




TC5565APL-10L, TC5565APL-12L, TC5565APL-15L  
 TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

WRITE CYCLE 2 (4) ( $\overline{CE}_1$  Controlled Write)



WRITE CYCLE 3 (4) ( $CE_2$  Controlled Write)



# TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

Note 1. R/W is High for Read Cycle.


2. Assuming that  $\overline{CE}_1$  Low transition or  $CE_2$  High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
3. Assuming that  $\overline{CE}_1$  High transition or  $CE_2$  Low transition occurs coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
4. Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in high impedance state during this period.

## DATA RETENTION CHARACTERISTICS (Ta=0-70°C)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	V	
I <sub>DD2</sub>	Standby Supply Current	V <sub>DD</sub> =3.0V	-	-	15	μA
		V <sub>DD</sub> =5.5V	-	-	30	
t <sub>CDR</sub>	Chip Deselection to Data Retention Mode	0	-	-	μs	
t <sub>R</sub>	Recovery Time	t <sub>RC</sub> *	-	-	μs	

\*: Read cycle time.

### $\overline{CE}_1$ Controlled Data Retention Mode (1)



### CE<sub>2</sub> Controlled Data Retention Mode (3)



# TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

- Note 1 : In  $\overline{CE}_1$  controlled data retention mode, minimum standby current mode is achieved under the condition of  $CE_2 \leq 0.2V$  or  $CE_2 \geq V_{DD} - 0.2V$ .
- 2 : If the  $V_{IH}$  of  $\overline{CE}_1$  is 2.2V in active operation,  $I_{DDSI}$  current flows during the period that the  $V_{DD}$  voltage is going down from 4.5V to 2.4V.
- 3 : In  $CE_2$  controlled data retention mode, minimum standby current mode is achieved under the condition of  $CE_2 \leq 0.2V$ .

## DEVICE INFORMATION

The TC5565APL/AFL is an asynchronous RAM using address activated circuit thus the internal operation is synchronous. Then once row address change occur, the precharge operation is executed by internal pulse generated from row address transient. Therefore the peak current flows only after row address change, as shown in the following figure.

This peak current may induce the noise on  $V_{DD}/GND$  lines. Thus the use of about 0.1 $\mu$ F decoupling capacitor for every device is recommended to eliminate such noise.





Fig. TYPICAL CURRENT WAVEFORMS

TC5565APL-10L, TC5565APL-12L, TC5565APL-15L  
 TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

OUTLINE DRAWINGS (DIP28-P-600)

Unit in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC5565APL-10L, TC5565APL-12L, TC5565APL-15L  
 TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

OUTLINE DRAWINGS (SOP28-P-450)

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

32,768 WORDS × 8 BIT STATIC RAM

**DESCRIPTION**

The TC55257BPL is a 262,144 bit static random access memory organized as 32,768 words by 8 bits using CMOS technology, and operates from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 5mA/MHz (Typ.) and minimum cycle time of 85ns.

When  $\overline{CE}$  is a logical high, the device is placed in low power standby mode in which standby current is 2 $\mu$ A typically. The TC55257BPL has two control inputs. Chip enable ( $\overline{CE}$ ) allows for device selection and data retention control, and an output enable input ( $\overline{OE}$ ) provides fast memory access. Thus the TC55257BPL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required.

The TC55257BPL is offered in both a standard dual-in-line 28 pin plastic package (0.6/0.3 inch width) and small-out-line plastic flat package.

**FEATURES**


- Low Power Dissipation  
27.5mW / MHz (Typ.) Operating
- Standby Current  
100 $\mu$ A (Max.) :  
TC55257 BPL-85 / BFL-85 / BSPL-85  
BPL-10 / BFL-10 / BSPL-10
- 5V Single Power Supply
- Power Down Feature:  $\overline{CE}$
- Data retention Supply Voltage:  
2.0~5.5V

• Access Time

	TC55257BPL-85 TC55257BFL-85 TC55257BSPL-85	TC55257BPL-10 TC55257BFL-10 TC55257BSPL-10
Access Time (max.)	85ns	100ns
Chip Enable Access Time (max.)	85ns	100ns
Output Enable Time (Max.)	45ns	50ns

- Directly TTL Compatible: All Inputs and Outputs
- Plastic DIP, Plastic FP and Plastic Slim Package


**PIN CONNECTION (TOP VIEW)**



**PIN NAMES**

A0~A14	Address Inputs
RW	Read/Write Control Input
$\overline{OE}$	Output Enable Input
$\overline{CE}$	Chip Enable Input
I/O1~I/O8	Data Input/Output
V <sub>DD</sub>	Power (+ 5V)
GND	Ground

**BLOCK DIAGRAM**





TC55257BPL-85, TC55257BPL-10  
 TC55257BFL-85, TC55257BFL-10  
 TC55257BSPL-85, TC55257BSPL-10

OPERATION MODE

OPERATION MODE	$\overline{CE}$	$\overline{OE}$	R/W	I/O1~I/O8	POWER
Read	L	L	H	D <sub>OUT</sub>	I <sub>DDO</sub>
Write	L	*	L	D <sub>IN</sub>	I <sub>DDO</sub>
Output Deselect	L	H	H	High-Z	I <sub>DDO</sub>
Standby	H	*	*	High-Z	I <sub>DDs</sub>

\*: H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS
V <sub>DD</sub>	Power Supply Voltage	-0.3~7.0	V
V <sub>IN</sub>	Input Voltage	-0.3*~7.0	V
V <sub>IO</sub>	Input and Output Voltage	-0.5*~V <sub>DD</sub> +0.5	V
P <sub>D</sub>	Power Dissipation	1.0/0.8/0.6**	W
T <sub>solder</sub>	Soldering Temperature	260±10	°C·sec
T <sub>strg</sub>	Storage Temperature	-55~150	°C
T <sub>opr</sub>	Operating Temperature	0~70	°C

\*) -3.0V at pulse width 50ns

\*\*) 0.6inch 1.0W, 0.3inch 0.8W, 0.45inch 0.6W

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3*	-	0.8	V
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	V

\*) -3.0V at pulse width 50ns

D.C. and OPERATING CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 5V \pm 10\%$ )

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNITS	
$I_{IL}$	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$	-	-	$\pm 1.0$	$\mu\text{A}$	
$I_{OH}$	Output High Current	$V_{OH} = 2.4V$	-1.0	-	-	$\text{mA}$	
$I_{OL}$	Output Low Current	$V_{OL} = 0.4V$	4.0	-	-	$\text{mA}$	
$I_{LO}$	Output Leakage Current	$\overline{CE} = V_{IH}$ or $R/W = V_{IL}$ or $\overline{OE} = V_{IH}$ $V_{OUT} = 0 \sim V_{DD}$	-	-	$\pm 1.0$	$\mu\text{A}$	
$I_{DD01}$	Operating Current	$\overline{CE} = V_{IL}$ $R/W = V_{IH}$ Other Input = $V_{IH} / V_{IL}$ $I_{OUT} = 0\text{mA}$	$t_{\text{cycle}} = 1\mu\text{s}$	-	10	-	$\text{mA}$
			$t_{\text{cycle}} =$ Min. cycle	-	-	70	
$I_{DD02}$	Operating Current	$\overline{CE} = 0.2V$ $R/W = V_{DD} - 0.2V$ Other Input = $V_{DD} - 0.2V / 0.2V$ $I_{OUT} = 0\text{mA}$	$t_{\text{cycle}} = 1\mu\text{s}$	-	5	-	$\text{mA}$
			$t_{\text{cycle}} =$ Min. cycle	-	-	60	
$I_{DD51}$	Standby Current	$\overline{CE} = V_{IH}$	-	-	3	$\text{mA}$	
$I_{DD52}$	Standby Current	$\overline{CE} = V_{DD} - 0.2V$ $V_{DD} = 2.0V \sim 5.5V$		$T_a = 0 \sim 70^\circ\text{C}$	2	100	$\mu\text{A}$

CAPACITANCE ( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = \text{GND}$	10	$\text{pF}$
$C_{OUT}$	Output Capacitance	$V_{OUT} = \text{GND}$	10	$\text{pF}$

Note: This parameter is periodically sampled and is not 100% tested.

**TC55257BPL-85, TC55257BPL-10**  
**TC55257BFL-85, TC55257BFL-10**  
**TC55257BSPL-85, TC55257BSPL-10**

**A.C. CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 5V \pm 10\%$ )

**READ CYCLE**

SYMBOL	PARAMETER	TC55257BPL-85 TC55257BFL-85 TC55257BSPL-85		TC55257BPL-10 TC55257BFL-10 TC55257BSPL-10		UNIT
		MIN.	MAX.	MIN.	MAX.	
$t_{RC}$	Read Cycle Time	85	-	100	-	ns
$t_{ACC}$	Address Access Time	-	85	-	100	
$t_{CO}$	$\overline{CE}$ Access Time	-	85	-	100	
$t_{OE}$	Output Enable to Output in Valid	-	45	-	50	
$t_{COE}$	Chip Enable ( $\overline{CE}$ ) to Output in Low	10	-	10	-	
$t_{OEE}$	Output Enable to Output in Low-Z	5	-	5	-	
$t_{OD}$	Chip Enable ( $\overline{CE}$ ) to Output in High-Z	-	30	-	50	
$t_{ODO}$	Output Enable to Output in High-Z	-	30	-	40	
$t_{OH}$	Output Data Hold Time	10	-	10	-	

**WRITE CYCLE**


SYMBOL	PARAMETER	TC55257BPL-85 TC55257BFL-85 TC55257BSPL-85		TC55257BPL-10 TC55257BFL-10 TC55257BSPL-10		UNIT
		MIN.	MAX.	MIN.	MAX.	
$t_{WC}$	Write Cycle Time	85	-	100	-	ns
$t_{WP}$	Write Pulse Width	60	-	70	-	
$t_{CW}$	Chip Selection to End of Write	65	-	90	-	
$t_{AS}$	Address Set up Time	0	-	0	-	
$t_{WR}$	Write Recovery Time	5	-	5	-	
$t_{ODW}$	RW to Output High-Z	-	30	-	50	
$t_{OEW}$	RW to Output Low-Z	5	-	5	-	
$t_{DS}$	Data Set up Time	40	-	40	-	
$t_{DH}$	Data Hold Time	0	-	0	-	

**A.C. TEST CONDITIONS**


Output Load : 100pF + 1 TTL Gate  
 Input Pulse Level : 0.6V, 2.4V  
 Timing Measurement : 0.8V, 2.2V  
 Reference Level : 0.8V, 2.2V  
 $t_r, t_f$  : 5ns

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)



TC55257BPL-85, TC55257BPL-10  
 TC55257BFL-85, TC55257BFL-10  
 TC55257BSPL-85, TC55257BSPL-10

WRITE CYCLE 2 <sup>(4)</sup> ( $\overline{\text{CE}}$  Controlled Write)



Note: 1. R/W is High for read cycle.


2. Assuming that  $\overline{\text{CE}}$  low transition occurs coincident with or after R/W Low transition, Outputs remain a high impedance state.
3. Assuming that  $\overline{\text{CE}}$  High transition occurs coincident with or prior to R/W High transition, Outputs remain a high impedance state.
4. Assuming that  $\overline{\text{OE}}$  is High for Write Cycle, Outputs are in high impedance state during this period.

DATA RETENTION CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DH}$	Data Retention Supply Voltage	2.0	-	5.5	V
$I_{DDs2}$	Standby Supply Current	$V_{DH} = 3.0\text{V}$	-	50	$\mu\text{A}$
		$V_{DH} = 5.5\text{V}$	-	100	
$t_{CDR}$	Chip Deselection to Data Retention Mode	0	-	-	$\mu\text{s}$
$t_R$	Recovery Time	$t_{RC(1)}$	-	-	

Note (1): Read Cycle Time.

CE Controlled Data Retention Mode




Note (2): If the  $V_{IH}$  of  $\overline{CE}$  is 2.2V in operation,  $I_{DDs1}$  current flows during the period that the  $V_{DD}$  voltage is going down from 4.5V to 2.4V.

TC55257BPL-85, TC55257BPL-10  
 TC55257BFL-85, TC55257BFL-10  
 TC55257BSPL-85, TC55257BSPL-10

OUTLINE DRAWINGS (DIP28 - P - 600)

UNIT: mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC55257BPL-85, TC55257BPL-10  
 TC55257BFL-85, TC55257BFL-10  
 TC55257BSPL-85, TC55257BSPL-10

OUTLINE DRAWINGS (SOP28 - P - 450)

UNIT: mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.



TC55257BPL-85, TC55257BPL-10  
 TC55257BFL-85, TC55257BFL-10  
 TC55257BSPL-85, TC55257BSPL-10

OUTLINE DRAWINGS (DIP28 - P - 300B)

UNIT: mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

32,768 WORDS × 8 BIT STATIC RAM

**DESCRIPTION**

The TC55257BPL is a 262,144 bit static random access memory organized as 32,768 words by 8 bits using CMOS technology, and operates from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 5mA/MHz (Typ.) and minimum cycle time of 85ns.

When  $\overline{CE}$  is a logical high, the device is placed in low power standby mode in which standby current is 2 $\mu$ A at room temperature. The TC55257BPL has two control inputs. Chip enable ( $\overline{CE}$ ) allows for device selection and data retention control, and an output enable input ( $\overline{OE}$ ) provides fast memory access. Thus the TC55257BPL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required.

The TC55257BPL is offered in both standard dual-in-line 28 pin 0.6 and 0.3 inch width plastic packages. The TC55257BFL is offered in a 28 pin 450 mil small outline plastic flat package.

**FEATURES**


- Low Power Dissipation  
27.5mW/MHz (Typ.) Operating
- Standby Current  
2 $\mu$ A at Ta = 25°C (Max.):  
TC55257 BPL-85L/BFL-85L/BSPL-85L  
BPL-10L/BFL-10L/BSPL-10L
- 5V Single Power Supply
- Power Down Feature:  $\overline{CE}$
- Data retention Supply Voltage:  
2.0V ~ 5.5V

• Access Time

	TC55257BPL-85L TC55257BFL-85L TC55257BSPL-85L	TC55257BPL-10L TC55257BFL-10L TC55257BSPL-10L
Access Time (max.)	85ns	100ns
Chip Enable Access Time (max.)	85ns	100ns
Output Enable Time (Max.)	45ns	50ns


- Directly TTL Compatible: All Inputs and Outputs
- Plastic DIP, Plastic FP and Plastic Slim Package

**PIN CONNECTION (TOP VIEW)**



**PIN NAMES**

A0~A14	Address Inputs
RW	Read/Write Control Input
$\overline{OE}$	Output Enable Input
$\overline{CE}$	Chip Enable Input
I/O1~I/O8	Data Input/Output
V <sub>DD</sub>	Power (+ 5V)
GND	Ground



TC55257BPL-85L, TC55257BPL-10L  
 TC55257BFL-85L, TC55257BFL-10L  
 TC55257BSPL-85L, TC55257BSPL-10L

OPERATION MODE

OPERATION MODE	CE	OE	R/W	I/O1~I/O8	POWER
Read	L	L	H	D <sub>OUT</sub>	I <sub>DDO</sub>
Write	L	*	L	D <sub>IN</sub>	I <sub>DDO</sub>
Output Deselect	L	H	H	High-Z	I <sub>DDO</sub>
Standby	H	*	*	High-Z	I <sub>DDs</sub>

\*: H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS
V <sub>DD</sub>	Power Supply Voltage	-0.3~7.0	V
V <sub>IN</sub>	Input Voltage	-0.3*~7.0	V
V <sub>IO</sub>	Input and Output Voltage	-0.5*~V <sub>DD</sub> +0.5	V
P <sub>D</sub>	Power Dissipation	1.0/0.8/0.6**	W
T <sub>solder</sub>	Soldering Temperature	260±10	°C·sec
T <sub>strg</sub>	Storage Temperature	-55~150	°C
T <sub>opr</sub>	Operating Temperature	0~70	°C

\*) -3.0V at pulse width 50ns

\*\*) 0.6inch 1.0W, 0.3inch 0.8W, 0.45inch 0.6W

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3*	-	0.8	V
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	V

\*) -3.0V at pulse width 50ns

**TC55257BPL-85L, TC55257BPL-10L  
TC55257BFL-85L, TC55257BFL-10L  
TC55257BSPL-85L, TC55257BSPL-10L**

**D.C. and OPERATING CHARACTERISTICS (Ta = 0~70°C, VDD = 5V ± 10%)**

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNITS	
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0 ~ V <sub>DD</sub>	-	-	± 1.0	μA	
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4V	-1.0	-	-	mA	
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4V	4.0	-	-	mA	
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH}$ or $R/W = V_{IL}$ or $\overline{OE} = V_{IH}$ V <sub>OUT</sub> = 0 ~ V <sub>DD</sub>	-	-	± 1.0	μA	
I <sub>DDO1</sub>	Operating Current	$\overline{CE} = V_{IL}$ R/W = V <sub>IH</sub> Other Input = V <sub>IH</sub> / V <sub>IL</sub> I <sub>OUT</sub> = 0mA	t <sub>cycle</sub> = 1μs	-	10	-	mA
			t <sub>cycle</sub> = Min. cycle	-	-	70	
I <sub>DDO2</sub>	Operating Current	$\overline{CE} = 0.2V$ R/W = V <sub>DD</sub> - 0.2V Other Input = V <sub>DD</sub> - 0.2V / 0.2V I <sub>OUT</sub> = 0mA	t <sub>cycle</sub> = 1μs	-	5	-	mA
			t <sub>cycle</sub> = Min. cycle	-	-	60	
I <sub>DDs1</sub>	Standby Current	$\overline{CE} = V_{IH}$	-	-	3	mA	
I <sub>DDs2</sub>	Standby Current	$\overline{CE} = V_{DD} - 0.2V$ V <sub>DD</sub> = 2.0V~5.5V	Ta = 0~70°C	-	-	30	μA
			Ta = 25°C	-	-	2	

**CAPACITANCE (Ta = 25°C, f = 1MHz)**

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

**TC55257BPL-85L, TC55257BPL-10L**  
**TC55257BFL-85L, TC55257BFL-10L**  
**TC55257BSPL-85L, TC55257BSPL-10L**

**A.C. CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 5V \pm 10\%$ )

**READ CYCLE**

SYMBOL	PARAMETER	TC55257BPL-85L TC55257BFL-85L TC55257BSPL-85L		TC55257BPL-10L TC55257BFL-10L TC55257BSPL-10L		UNIT
		MIN.	MAX.	MIN.	MAX.	
		$t_{RC}$	Read Cycle Time	85	-	
$t_{ACC}$	Address Access Time	-	85	-	100	
$t_{CO}$	$\overline{CE}$ Access Time	-	85	-	100	
$t_{OE}$	Output Enable to Output in Valid	-	45	-	50	
$t_{COE}$	Chip Enable ( $\overline{CE}$ ) to Output in Low	10	-	10	-	
$t_{OEE}$	Output Enable to Output in Low-Z	5	-	5	-	
$t_{OD}$	Chip Enable ( $\overline{CE}$ ) to Output in High-Z	-	30	-	50	
$t_{ODO}$	Output Enable to Output in High-Z	-	30	-	40	
$t_{OH}$	Output Data Hold Time	10	-	10	-	

**WRITE CYCLE**


SYMBOL	PARAMETER	TC55257BPL-85L TC55257BFL-85L TC55257BSPL-85L		TC55257BPL-10L TC55257BFL-10L TC55257BSPL-10L		UNIT
		MIN.	MAX.	MIN.	MAX.	
		$t_{WC}$	Write Cycle Time	85	-	
$t_{WP}$	Write Pulse Width	60	-	70	-	
$t_{CW}$	Chip Selection to End of Write	65	-	90	-	
$t_{AS}$	Address Set up Time	0	-	0	-	
$t_{WR}$	Write Recovery Time	5	-	5	-	
$t_{ODW}$	R/W to Output High-Z	-	30	-	50	
$t_{OEW}$	R/W to Output Low-Z	5	-	5	-	
$t_{DS}$	Data Set up Time	40	-	40	-	
$t_{DH}$	Data Hold Time	0	-	0	-	

**A.C. TEST CONDITIONS**


Output Load : 100pF + 1 TTL Gate  
 Input Pulse Level : 0.6V, 2.4V  
 Timing Measurement : 0.8V, 2.2V  
 Reference Level : 0.8V, 2.2V  
 $t_r, t_f$  : 5ns

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)



TC55257BPL-85L, TC55257BPL-10L  
 TC55257BFL-85L, TC55257BFL-10L  
 TC55257BSPL-85L, TC55257BSPL-10L

WRITE CYCLE 2 <sup>(4)</sup> ( $\overline{CE}$  Controlled Write)



Note: 1. R/W is High for read cycle.


2. Assuming that  $\overline{CE}$  low transition occurs coincident with or after R/W Low transition, Outputs remain a high impedance state.
3. Assuming that  $\overline{CE}$  High transition occurs coincident with or prior to R/W High transition, Outputs remain a high impedance state.
4. Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in high impedance state during this period.

DATA RETENTION CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DH}$	Data Retention Supply Voltage	2.0	-	5.5	V
$I_{DD52}$	Standby Supply Current	$V_{DH} = 3.0\text{V}$	-	20	$\mu\text{A}$
		$V_{DH} = 5.5\text{V}$	-	30	
$t_{CDR}$	Chip Deselection to Data Retention Mode	0	-	-	$\mu\text{s}$
$t_R$	Recovery Time	$t_{RC(1)}$	-	-	

Note (1): Read Cycle Time.

CE Controlled Data Retention Mode




Note (2): If the  $V_{IH}$  of  $\overline{CE}$  is 2.2V in active operation,  $I_{DD51}$  current flows during the period that the  $V_{DD}$  voltage is going down from 4.5V to 2.4V.



TC55257BPL-85L, TC55257BPL-10L  
 TC55257BFL-85L, TC55257BFL-10L  
 TC55257BSPL-85L, TC55257BSPL-10L

OUTLINE DRAWINGS (DIP28 - P - 600)

UNIT: mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC55257BPL-85L, TC55257BPL-10L  
 TC55257BFL-85L, TC55257BFL-10L  
 TC55257BSPL-85L, TC55257BSPL-10L

OUTLINE DRAWINGS (SOP28 - P - 450)

UNIT: mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC55257BPL-85L, TC55257BPL-10L  
 TC55257BFL-85L, TC55257BFL-10L  
 TC55257BSPL-85L, TC55257BSPL-10L

OUTLINE DRAWINGS (DIP28 - P - 300B)

UNIT: mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

32,768 WORDS × 8 BIT STATIC RAM

PRELIMINARY

**DESCRIPTION**

The TC55257BPI is 262,144 bit static random access memory organized as 32,768 words by 8 bits using CMOS technology, and operated from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 5mA/MHz (Typ.) and maximum access time of 100ns. When  $\overline{CE}$  is a logical high, the device is placed in low power standby mode in which standby current is 2 $\mu$ A at room temperature.

The TC55257BPI has two control inputs. Chip enable ( $\overline{CE}$ ) allows for device selection and data retention control, and an output enable input ( $\overline{OE}$ ) provides fast memory access. Thus the TC55257BPI is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required. The TC55257BPI is guaranteed for a -40 ~ 85°C operating temperature range suitable for use in wide operating temperature systems.

The TC55257BPI is offered in both standard dual-in-line 28 pin 0.6 and 0.3 inch width plastic packages. The TC55257BFI is offered in a 28 pin 450 mil small outline plastic flat package.

**FEATURES**


- Low Power Dissipation  
27.5mW/MHz (Typ.) Operating
- Standby Current  
2 $\mu$ A at Ta = 25°C (Max.) :  
TC55257BPI-10L/BFI-10L/BSPI-10L
- 5V Single Power Supply
- Power Down Feature :  $\overline{CE}$
- Data retention Supply Voltage :  
2.0V ~ 5.5V
- Wide Operating Temperature :  
-40 ~ 85°C

● Access Time

	TC55257BPI-10L TC55257BFI-10L TC55257BSPI-10L
Access Time (max.)	100ns
Chip Enable Access Time (max.)	100ns
Output Enable Time (Max.)	50ns

- Directly TTL Compatible: All Inputs and Outputs
- Plastic DIP, Plastic FP and Plastic Slim Package  
DIP, Plastic FP and Plastic Slim Package


**PIN CONNECTION (TOP VIEW)**



**PIN NAMES**

A0~A14	Address Inputs
R/W	Read/Write Control Input
$\overline{OE}$	Output Enable Input
$\overline{CE}$	Chip Enable Input
I/O1~I/O8	Data Input/Output
V <sub>DD</sub>	Power (+ 5V)
GND	Ground

**BLOCK DIAGRAM**



# TC55257BPI-10L, TC55257BFI-10L TC55257BSPI-10L

## OPERATION MODE

OPERATION MODE	$\overline{CE}$	$\overline{OE}$	R/W	I/O1~I/O8	POWER
Read	L	L	H	D <sub>OUT</sub>	I <sub>DDO</sub>
Write	L	*	L	D <sub>IN</sub>	I <sub>DDO</sub>
Output Deselect	L	H	H	High-Z	I <sub>DDO</sub>
Standby	H	*	*	High-Z	I <sub>DDs</sub>

\*: H or L

## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS
V <sub>DD</sub>	Power Supply Voltage	- 0.3~7.0	V
V <sub>IN</sub>	Input Voltage	- 0.3*~7.0	V
V <sub>IO</sub>	Input and Output Voltage	- 0.5*~V <sub>DD</sub> + 0.5	V
P <sub>D</sub>	Power Dissipation	1.0/0.8/0.6**	W
T <sub>solder</sub>	Soldering Temperature	260·10	°C·sec
T <sub>strg</sub>	Storage Temperature	- 55~150	°C
T <sub>opr</sub>	Operating Temperature	- 40~85	°C

\*) -3.0V at pulse width 50ns

\*\*\*) 0.6inch 1.0W, 0.3inch 0.8W, 0.45inch 0.6W

## D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.4	-	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage	- 0.3*	-	0.6	V
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	V

\*) -3.0V at pulse width 50ns

# TC55257BPI-10L, TC55257BFI-10L TC55257BSPI-10L

## D.C. and OPERATING CHARACTERISTICS (Ta = -40~85°C, VDD = 5V ± 10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNITS	
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0 ~ V <sub>DD</sub>	-	-	± 1.0	μA	
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4V	- 1.0	-	-	mA	
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4V	4.0	-	-	mA	
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH}$ or $R/W = V_{IL}$ or $\overline{OE} = V_{IH}$ V <sub>OUT</sub> = 0 ~ V <sub>DD</sub>	-	-	± 1.0	μA	
I <sub>DDO1</sub>	Operating Current	$\overline{CE} = V_{IL}$ R/W = V <sub>IH</sub> Other Input = V <sub>IH</sub> / V <sub>IL</sub> I <sub>OUT</sub> = 0mA	t <sub>cycle</sub> = 1μs	-	10	-	mA
			t <sub>cycle</sub> = Min. cycle	-	-	70	
I <sub>DDO2</sub>	Operating Current	$\overline{CE} = 0.2V$ R/W = V <sub>DD</sub> - 0.2V Other Input = V <sub>DD</sub> - 0.2V / 0.2V I <sub>OUT</sub> = 0mA	t <sub>cycle</sub> = 1μs	-	5	-	mA
			t <sub>cycle</sub> = Min. cycle	-	-	60	
I <sub>DDs1</sub>	Standby Current	$\overline{CE} = V_{IH}$	-	-	3	mA	
I <sub>DDs2</sub>	Standby Current	$\overline{CE} = V_{DD} - 0.2V$ V <sub>DD</sub> = 2.0V~5.5V	Ta = -40~85°C	-	-	50	μA
			Ta = 25°C	-	-	2	

## CAPACITANCE (Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

# TC55257BPI-10L, TC55257BFI-10L TC55257BSPI-10L

## A.C. CHARACTERISTICS (Ta = -40~85°C, V<sub>DD</sub> = 5V ± 10%)

### READ CYCLE

SYMBOL	PARAMETER	TC55257BPI-10L TC55257BFI-10L TC55257BSPI-10L		UNIT
		MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	100	-	ns
t <sub>ACC</sub>	Address Access Time	-	100	
t <sub>CO</sub>	$\overline{CE}$ Access Time	-	100	
t <sub>OE</sub>	Output Enable to Output in Valid	-	50	
t <sub>COE</sub>	Chip Enable ( $\overline{CE}$ ) to Output in Low	5	-	
t <sub>OEE</sub>	Output Enable to Output in Low-Z	0	-	
t <sub>OD</sub>	Chip Enable ( $\overline{CE}$ ) to Output in High-Z	-	50	
t <sub>ODO</sub>	Output Enable to Output in High-Z	-	40	
t <sub>OH</sub>	Output Data Hold Time	10	-	

### WRITE CYCLE


SYMBOL	PARAMETER	TC55257BPI-10L TC55257BFI-10L TC55257BSPI-10L		UNIT
		MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	100	-	ns
t <sub>WP</sub>	Write Pulse Width	70	-	
t <sub>CW</sub>	Chip Selection to End of Write	90	-	
t <sub>AS</sub>	Address Set up Time	0	-	
t <sub>WR</sub>	Write Recovery Time	5	-	
t <sub>ODW</sub>	R/W to Output High-Z	-	50	
t <sub>OEW</sub>	R/W to Output Low-Z	0	-	
t <sub>DS</sub>	Data Set up Time	40	-	
t <sub>DH</sub>	Data Hold Time	0	-	

### A.C. TEST CONDITIONS


Output Load : 100pF + 1 TTL Gate  
 Input Pulse Level : 0.4V, 2.6V  
 Timing Measurement : 0.6V, 2.4V  
 Reference Level : 0.8V, 2.2V  
 t<sub>r</sub>, t<sub>f</sub> : 5ns

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)





# TC55257BPI-10L, TC55257BFI-10L TC55257BSPI-10L

## WRITE CYCLE 2 <sup>(4)</sup> ( $\overline{CE}$ Controlled Write)



Note: 1. R/W is High for read cycle.

2. Assuming that  $\overline{CE}$  low transition occurs coincident with or after R/W Low transition, Outputs remain a high impedance state.
3. Assuming that  $\overline{CE}$  High transition occurs coincident with or prior to R/W High transition, Outputs remain a high impedance state.
4. Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in high impedance state during this period.


# TC55257BPI-10L, TC55257BFI-10L TC55257BSPI-10L

## DATA RETENTION CHARACTERISTICS (Ta = -40~85°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	V
I <sub>DD52</sub>	Standby Supply Current	V <sub>DH</sub> = 3.0V	-	30	μA
		V <sub>DH</sub> = 5.5V	-	50	
t <sub>CDR</sub>	Chip Deselection to Data Retention Mode	0	-	-	μS
t <sub>R</sub>	Recovery Time	t <sub>RC(1)</sub>	-	-	

Note (1): Read Cycle Time.

### CE Controlled Data Retention Mode




Note (2): If the V<sub>IH</sub> of  $\overline{CE}$  is 2.4V in active operation, I<sub>DD51</sub> current flows during the period that the V<sub>DD</sub> voltage is going down from 4.5V to 2.4V.

TC55257BPI-10L, TC55257BFI-10L  
 TC55257BSPI-10L

OUTLINE DRAWINGS (DIP28 - P - 600)

UNIT: mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

# TC55257BPI-10L, TC55257BFI-10L TC55257BSPI-10L

## OUTLINE DRAWINGS (SOP28 - P - 450)

UNIT: mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

# TC55257BPI-10L, TC55257BFI-10L TC55257BSPI-10L

## OUTLINE DRAWINGS (DIP28 - P - 300B)

UNIT: mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

32,768 WORDS × 8 BIT STATIC RAM

PRELIMINARY

**DESCRIPTION**

The TC551001PL/FL is a 1,048,576 bit static random access memory organized as 131,072 words by 8 bits using CMOS technology, and operates from a single 5V power supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 5mA/MHz (Typ.) and minimum cycle time of 85/100ns. When  $\overline{CE1}$  is a logical high, or  $CE2$  is a logical low, the device is placed in low power standby mode in which standby current is 2 $\mu$ A typically. The TC551001PL/FL has three control inputs. Chip enable inputs ( $\overline{CE1}, CE2$ ) allow for device selection and data retention control, and an output enable input ( $\overline{OE}$ ) provides fast memory access. Thus the TC551001PL/FL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required.

The TC551001PL is offered in a dual-in-line standard 32 pin 600 mil plastic package. The TC551001FL is offered in a 32 pin 525 mil small-outline plastic flat package.

**FEATURES**


- Low Power Dissipation  
27.5mW / MHz (Typ.)
- Standby Current: 100 $\mu$ A (Max.)
- 5V Single Power Supply
- Power Down Feature:  $\overline{CE1}, CE2$
- Data retention Supply Voltage: 2.0 ~ 5.5V

**Access Time**

	TC551001 PL/FL-85	TC551001 PL/FL-10
Access Time (max.)	85ns	100ns
$\overline{CE1}$ Access Time (max.)	85ns	100ns
$CE2$ Access Time (max.)	85ns	50ns
$\overline{OE}$ Access Time (max.)	45ns	50ns

- Directly TTL Compatible: All Inputs and Outputs
- Plastic DIP, Plastic Flat Package


**PIN CONNECTION (TOP VIEW)**



**PIN NAMES**

A0~A16	Address Inputs
R/W	Read / Write Control Input
$\overline{OE}$	Output Enable Input
$\overline{CE1}, CE2$	Chip Enable Input
I/O1~I/O8	Data Input / Output
$V_{DD}$	Power (+ 5V)
GND	Ground
N.C.	No Connection

**BLOCK DIAGRAM**



# TC551001PL-85, TC551001PL-10 TC551001FL-85, TC551001FL-10

## OPERATION MODE

OPERATION MODE	$\overline{CE1}$	CE2	$\overline{OE}$	R/W	I/O1 ~ I/O8	POWER
Read	L	H	L	H	DOUT	I <sub>DDO</sub>
Write	L	H	*	L	DIN	I <sub>DDO</sub>
Output Deselect	L	H	H	H	High-Z	I <sub>DDO</sub>
Standby	H	*	*	*	High-Z	I <sub>DDs</sub>
	*	L	*	*	High-Z	I <sub>DDs</sub>

\*: H or L

## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS
V <sub>DD</sub>	Power Supply Voltage	-0.3 ~ 7.0	V
V <sub>IN</sub>	Input Voltage	-0.3* ~ 7.0	V
V <sub>IO</sub>	Input and Output Voltage	-0.5 ~ V <sub>DD</sub> + 0.5	V
P <sub>D</sub>	Power Dissipation	1.0 / 0.6**	W
T <sub>solder</sub>	Soldering Temperature	260 ± 10	°C · sec
T <sub>strg.</sub>	Storage Temperature	-55 ~ 150	°C
T <sub>opr.</sub>	Operating Temperature	0 ~ 70	°C

\*: -3.0V at pulse width 50ns MAX.

\*\* : SOP

## D.C. RECOMMENDED OPERATING CONDITIONS.

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> + 0.3	
V <sub>IL</sub>	Input Low Voltage	-0.3*	-	0.8	
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	

\*: -3.0V at pulse width 50ns MAX.

# TC551001PL-85, TC551001PL-10 TC551001FL-85, TC551001FL-10

## D.C. and OPERATING CHARACTERISTICS (Ta = 0 ~ 70 °C, VDD = 5V ± 10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0 ~ V <sub>DD</sub>	-	-	± 1.0	μA
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4V	- 1.0	-	-	mA
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4V	4.0	-	-	mA
I <sub>LO</sub>	Output Leakage Current	$\overline{CE1} = V_{IH}$ or CE2 = V <sub>IL</sub> or $\overline{OE} = V_{IH}$ , V <sub>OUT</sub> = 0 ~ V <sub>DD</sub>	-	-	± 1.0	μA
I <sub>DDO1</sub>	Operating Current	$\overline{CE1} = V_{IL}$ and CE2 = V <sub>IH</sub> and RW = V <sub>IH</sub> , I <sub>OUT</sub> = 0mA Other Inputs = V <sub>IH</sub> /V <sub>IL</sub> t <sub>cycle</sub> = Min. cycle	-	-	80	mA
I <sub>DDO2</sub>		$\overline{CE1} = 0.2V$ and CE2 = V <sub>DD</sub> -0.2V RW = V <sub>DD</sub> -0.2V, I <sub>OUT</sub> = 0mA Other Inputs = V <sub>DD</sub> -0.2V/0.2V t <sub>cycle</sub> = Min. cycle	-	-	70	mA
I <sub>DDs1</sub>	Standby Current	$\overline{CE1} = V_{IH}$ or CE2 = V <sub>IL</sub>	-	-	3	mA
I <sub>DDs2</sub> (1)		$\overline{CE1} = V_{DD}-0.2V$ or CE2 = 0.2V V <sub>DD</sub> = 2.0V ~ 5.5V, Ta = 0 ~ 70°C	-	2	100	μA

Note: (1) In standby mode with  $\overline{CE1} \geq V_{DD}-0.2V$ , these specification limits are guaranteed under the condition of CE2  $\geq V_{DD}-0.2V$  or CE2  $\leq 0.2V$ .

## CAPACITANCE (Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	10	

Note: This parameter is periodically sampled and is not 100% tested.



# TC551001PL-85, TC551001PL-10 TC551001FL-85, TC551001FL-10

## A.C. CHARACTERISTICS (Ta = 0 ~ 70°C, V<sub>DD</sub> = 5V ± 10%)

### Read Cycle

SYMBOL	PARAMETER	TC551001PL-85 TC551001FL-85		TC551001PL-10 TC551001FL-10		UNIT
		MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	85	-	100	-	ns
t <sub>ACC</sub>	Address Access Time	-	85	-	100	
t <sub>CO1</sub>	$\overline{CE1}$ Access Time	-	85	-	100	
t <sub>CO2</sub>	CE2 Access Time	-	85	-	100	
t <sub>OE</sub>	Output Enable to Output in Valid	-	45	-	50	
t <sub>COE</sub>	Chip Enable ( $\overline{CE1}$ , CE2) to Output in Low-Z	10	-	10	-	
t <sub>OEE</sub>	Output Enable to Output in Low-Z	0	-	0	-	
t <sub>OD</sub>	Chip Enable ( $\overline{CE1}$ , CE2) to Output in High-Z	-	30	-	35	
t <sub>ODO</sub>	Output Enable to Output in High-Z	-	30	-	35	
t <sub>OH</sub>	Output Data Hold Time	10	-	10	-	

### Write Cycle


SYMBOL	PARAMETER	TC551001PL-85 TC551001FL-85		TC551001PL-10 TC551001FL-10		UNIT
		MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	85	-	100	-	ns
t <sub>WP</sub>	Write Pulse Width	60	-	60	-	
t <sub>CW</sub>	Chip Selection to End of Write	75	-	80	-	
t <sub>AS</sub>	Address Set up Time	0	-	0	-	
t <sub>WR</sub>	Write Recovery Time	0	-	0	-	
t <sub>ODW</sub>	R/W to Output in High-Z	-	30	-	35	
t <sub>OEW</sub>	R/W to Output in Low-Z	0	-	0	-	
t <sub>DS</sub>	Data Set up Time	35	-	40	-	
t <sub>DH</sub>	Data Hold Time	0	-	0	-	

### A.C. TEST CONDIONS


- Output Load : 100pF + 1 TTL Gate
- Input Pulse Level : 0.6V, 2.4V
- Timing Measurement V<sub>IN</sub> : 0.8V, 2.2V  
Reference Level V<sub>OUT</sub> : 0.8V, 2.2V
- t<sub>r</sub>, t<sub>f</sub> : 5ns

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)




**TC551001PL-85, TC551001PL-10**  
**TC551001FL-85, TC551001FL-10**

WRITE CYCLE 2 (4) ( $\overline{\text{CE1}}$  Controlled Write)



WRITE CYCLE 3 (4) (CE2 Controlled Write)




NOTE:

- (1) R/W is High for Read Cycle.
- (2) Assuming that  $\overline{CE1}$  Low transition or CE2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
- (3) Assuming that  $\overline{CE1}$  High transition or CE2 Low transition occurs coincident with or prior to R/W High transition, outputs remain in a high impedance state.
- (4) Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in high impedance state during this period.

DATA RETENTION CHARACTERISTICS (Ta = 0 ~ 70 °C)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	V
I <sub>DD52</sub>	Standby Current	V <sub>DD</sub> = 3.0V	-	50	μA
		V <sub>DD</sub> = 5.5V	-	100	
t <sub>CDR</sub>	Chip Deselection to Data Retention Mode	0	-	-	nS
t <sub>R</sub>	Recovery Time	5	-	-	mS

$\overline{CE1}$  Controlled Data Retention Mode (1)



# TC551001PL-85, TC551001PL-10 TC551001FL-85, TC551001FL-10

## CE2 Controlled Data Retention Mode (3)




### NOTE:

- (1) In  $\overline{CE1}$  controlled data retention mode, minimum standby current mode is achieved under the condition of  $CE2 \leq 0.2V$  or  $CE2 \geq V_{DD} - 0.2V$ .
- (2) If the  $V_{IH}$  of  $\overline{CE1}$  is 2.2V in active operation, during the period that the  $V_{DD}$  voltage is going down from 4.5V to 2.4V,  $I_{DDs1}$  current flows.
- (3) In CE2 controlled data retention mode, minimum standby current mode is achieved under the condition of  $CE2 \leq 0.2V$ .

# TC551001PL-85, TC551001PL-10 TC551001FL-85, TC551001FL-10

OUTLINE DRAWING (DIP32 - P - 600)

UNIT : mm



Note: Package width and length do not include mold protrusion. Allowable mold protrusion is 0.15mm.



# CMOS High Speed Static RAM

---





65,536 WORD x 1 BIT CMOS STATIC RAM


**DESCRIPTION**

The TC5561P/J is a 65,536 bit high speed static random access memory organized as 65,536 words by 1 bit using CMOS technology, and operates from a single 5-volt supply. Toshiba's high performance device technology provides both high speed and low power features with a maximum access time of 45ns/55ns/70ns and maximum operating current of 100mA at minimum cycle time. The TC5561P/J also features an automatic stand-by mode. When deselected by Chip Enable (CE), the operating current is reduced from 100mA to 2mA. The TC5561P/J is suitable for use in main memory of high speed computer and pattern memory, where high speed/low power/high density are required. The TC5561P is offered in a 22 pin plastic DIP with 300 mil width for high density assembly and the TC5561J is offered in a 24 pin plastic SOJ with 300 mil width for high density surface assembly. The TC5561P/J is fabricated with ion implanted CMOS silicon gate MOS technology for high performance and high reliability.

**FEATURES**

- Fast access time: TC5561P/J-45 45ns(MAX.)  
TC5561P/J-55 55ns(MAX.)  
TC5561P/J-70 70ns(MAX.)
- Low power dissipation: Operation 100mA(MAX.)  
Standby 2mA(MAX.)
- 5V single power supply
- Fully static operation
- Directly TTL compatible:  
All Inputs and Output
- I/O separate
- Package: 22 Pin plastic 300 mil DIP : TC5561P  
24 Pin plastic 300 mil SOJ : TC5561J


**PIN CONNECTION**



**PIN NAMES**

A0 ~ A15	Address Inputs
DIN	Data Input
DOUT	Data Output
CE	Chip Enable Input
WE	Write Enable Input
VDD	Power (+5V)
GND	Ground
N.C.	No Connection

**BLOCK DIAGRAM**



# TC5561P/J-45, TC5561P/J-55 TC5561P/J-70

## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.3 ~ 7.0	V
V <sub>IN</sub>	Input Voltage	-2.0 ~ 7.0	V
V <sub>OUT</sub>	Output Voltage	-0.5 ~ V <sub>DD</sub> +0.5	V
P <sub>D</sub>	Power Dissipation	650	mW
T <sub>solder</sub>	Soldering Temperature	260 . 10	°C . sec
T <sub>stg</sub>	Storage Temperature	-65 ~ 150	°C
T <sub>opr</sub>	Operating Temperature	0 ~ 70	°C

## D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3	-	0.8	V
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	V

## D.C. and OPERATING CHARACTERISTICS (Ta=0 ~ 70°C, V<sub>DD</sub>=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> =0 ~ V <sub>DD</sub>	-	-	±1.0	μA
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> =2.4V	-8	-	-	mA
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> =0.4V	8	-	-	mA
I <sub>LO</sub>	Output Leakage Current	$\overline{CE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V <sub>OUT</sub> =0 ~ V <sub>DD</sub>	-	-	±1.0	μA
I <sub>DDO</sub>	Operating Current	V <sub>DD</sub> =5.5V, t <sub>cyc</sub> I <sub>e</sub> =Min cycle $\overline{CE}=V_{IL}$ Other Input=V <sub>IH</sub> /V <sub>IL</sub>	-	-	100	mA
I <sub>DDS1</sub>	Standby Current	$\overline{CE}=V_{IH}$	-	-	2	mA
I <sub>DDS2</sub>		$\overline{CE}=V_{DD}-0.2V$	-	-	100	μA

## CAPACITANCE (Ta=25°C)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> =GND	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> =GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

# TC5561P/J-45, TC5561P/J-55 TC5561P/J-70

## A.C. CHARACTERISTICS (Ta=0 ~ 70°C, VDD=5V±10%)

Read cycle

SYMBOL	PARAMETER	TC5561P-45 TC5561J-45		TC5561P-55 TC5561J-55		TC5561P-70 TC5561J-70		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	45	-	55	-	70	-	ns
t <sub>ACC</sub>	Address Access Time	-	45	-	55	-	70	ns
t <sub>CO</sub>	Chip Enable Access Time	-	45	-	55	-	70	ns
t <sub>COE</sub>	Chip Enable to Output in Low-Z	5	-	5	-	5	-	ns
t <sub>COD</sub>	Chip Enable to Output in High-Z	-	15	-	15	-	15	ns
t <sub>OH</sub>	Output Data Hold Time	5	-	5	-	5	-	ns

Write cycle

SYMBOL	PARAMETER	TC5561P-45 TC5561J-45		TC5561P-55 TC5561J-55		TC5561P-70 TC5561J-70		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	45	-	55	-	70	-	ns
t <sub>WP</sub>	Write Pulse Width	30	-	35	-	35	-	ns
t <sub>CW</sub>	Chip Enable to End of Write	30	-	35	-	35	-	ns
t <sub>AW</sub>	Address Set up Time	0	-	0	-	0	-	ns
t <sub>WR</sub>	Write Recovery Time	0	-	0	-	0	-	ns
t <sub>ODW</sub>	$\overline{WE}$ to Output High-Z	-	15	-	15	-	15	ns
t <sub>OEW</sub>	$\overline{WE}$ to Output Low-Z	0	-	0	-	0	-	ns
t <sub>DS</sub>	Data Set up Time	25	-	25	-	30	-	ns
t <sub>DH</sub>	Data Hold Time	0	-	0	-	0	-	ns

## A.C. TEST CONDITIONS

Input Pulse Levels	0.6V, 2.4V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1





Fig.1 Output Load


# TC5561P/J-45, TC5561P/J-55 TC5561P/J-70

## TIMING WAVEFORMS


### READ CYCLE (1)



### WRITE CYCLE 1 ( $\overline{WE}$ Controlled Write)




### WRITE CYCLE 2 ( $\overline{CE}$ Controlled Write)



- Note: 1. R/W is High for Read Cycle.  
 2. Assuming that  $\overline{CE}$  Low transition occurs coincidentally or after  $\overline{WE}$  Low transition, outputs remain in a high impedance state.  
 3. Assuming that  $\overline{CE}$  High transition occurs coincidentally or prior to  $\overline{WE}$  High transition, outputs remain in a high impedance state.  
 4. The operating temperature ( $T_a$ ) is guaranteed with transverse air flow exceeding 400 linear feet per minute.

DATA RETENTION CHARACTERISTICS (Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	V	
I <sub>DDS2</sub>	Standby Supply Current	V <sub>DD</sub> =3.0V	-	-	50	μA
		V <sub>DD</sub> =5.5V	-	-	100	
t <sub>CDR</sub>	Chip Deselection to Data Retention Mode	0	-	-	ns	
t <sub>R</sub>	Recovery Time	TC5561P-45	45	-	-	ns
		TC5561P-55	55	-	-	
		TC5561P-70	70	-	-	




Note: 5. If the V<sub>IH</sub> of  $\overline{CE}$  is 2.2V in active operation, I<sub>DDS1</sub> current flows during the period that the V<sub>DD</sub> voltage is going down from 4.5V to 2.4V.

TC5561P/J-45, TC5561P/J-55  
 TC5561P/J-70

OUTLINE DRAWINGS

• Plastic DIP (DIP22-P-300)

Unit in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

# TC5561P/J-45, TC5561P/J-55 TC5561P/J-70

## OUTLINE DRAWINGS

• Plastic SOJ (SOJ24-P-300)

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.





65,536 WORD x 1 BIT CMOS STATIC RAM


## DESCRIPTION

The TC5562P/J is a 65,536 bit high speed static random access memory organized as 65,536 words by 1 bit using CMOS technology, and operates from a single 5-volt supply. Toshiba's high performance device technology provides both high speed and low power features with a maximum access time of 35ns/45ns and maximum operating current of 100mA at minimum cycle time. The TC5562P/J also features an automatic standby mode. When deselected by chip Enable ( $\overline{CE}$ ), the operating current is reduced from 100mA to 20mA. The TC5562P/J is suitable for use in main memory of high speed computer and pattern memory, where high speed/high density are required. The TC5562P is offered in a 22 pin plastic DIP with 300 mil width for high density surface assembly and the TC5562J is offered in a 24 pin plastic SOJ with 300 mil width for high density surface assembly. The TC5562P/J is fabricated with ion implanted CMOS silicon gate MOS technology for high performance and high reliability.

## FEATURES

- Fast Access time: TC5562P/J-35 35ns(MAX.)  
TC5562P/J-45 45ns(MAX.)
- Low power dissipation:  
Operation 100mA (MAX.)  
Standby 20mA (MAX.)
- 5V single power supply
- Fully static operation
- Directly TTL compatible: All Inputs and Output
- I/O separate
- Package: 22 Pin Plastic 300 mil DIP : TC5562P  
24 Pin Plastic 300 mil SOJ : TC5562J


## PIN CONNECTION



## PIN NAMES

A0 ~ A15	Address Inputs
DIN	Data Input
DOUT	Data Output
CE	Chip Enable Input
WE	Write Enable Input
VDD	Power (+5V)
GND	Ground
N.C.	No Connection

## BLOCK DIAGRAM



# TC5562P/J-35, TC5562P/J-45

## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.3 ~ 7.0	V
V <sub>IN</sub>	Input Voltage	-2.0 ~ 7.0	V
V <sub>OUT</sub>	Output Voltage	-0.5 ~ V <sub>DD</sub> +0.5	V
P <sub>D</sub>	Power Dissipation	650	mW
T <sub>solder</sub>	Soldering Temperature	260 ± 10	°C · sec
T <sub>stg</sub>	Storage Temperature	-65 ~ 150	°C
T <sub>opr</sub>	Operating Temperature	0 ~ 70	°C

## D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3	-	0.8	V

## D.C. ELECTRICAL CHARACTERISTICS (T<sub>a</sub>=0 ~ 70°C, V<sub>DD</sub>=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> =0 ~ V <sub>DD</sub>	-	-	±1	μA
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> =2.4V	-8	-	-	mA
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> =0.4V	8	-	-	mA
I <sub>LO</sub>	Output Leakage Current	$\overline{CE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V <sub>OUT</sub> =0 ~ V <sub>DD</sub>	-	-	±1	μA
I <sub>DDO</sub>	Operating Current	V <sub>DD</sub> =5.5V, t <sub>cycle</sub> =Min cycle, $\overline{CE}=V_{IL}$ Other Input=V <sub>IH</sub> /V <sub>IL</sub>	-	-	100	mA
I <sub>DDS1</sub>	Standby Current	V <sub>DD</sub> =5.5V, t <sub>cycle</sub> =Min cycle $\overline{CE}=V_{IH}$ Other Input=V <sub>IH</sub> /V <sub>IL</sub>	-	-	20	mA
I <sub>DDS2</sub>		$\overline{CE}=V_{DD}-0.2V$ Other Input V <sub>DD</sub> -0.2V or 0.2V	-	-	2	

## CAPACITANCE (T<sub>a</sub>=25°C)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> =GND	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> =GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

**A. C. CHARACTERISTICS** ( $T_a=0 \sim 70^\circ\text{C}$ ,  $V_{DD}=5\text{V}\pm 10\%$ )

READ CYCLE

SYMBOL	PARAMETER	TC5562P-35 TC5562J-35		TC5562P-45 TC5562J-45		UNIT
		MIN.	MAX.	MIN.	MAX.	
$t_{RC}$	Read Cycle Time	35	-	45	-	ns
$t_{ACC}$	Address Access Time	-	35	-	45	ns
$t_{CO}$	Chip Enable Access Time	-	35	-	45	ns
$t_{COE}$	Chip Enable to Output in Low-Z	5	-	5	-	ns
$t_{COD}$	Chip Enable to Output in High-Z	-	15	-	15	ns
$t_{OH}$	Output Data Hold Time	5	-	5	-	ns

WRITE CYCLE

SYMBOL	PARAMETER	TC5562P-35 TC5562J-35		TC5562P-45 TC5562J-45		UNIT
		MIN.	MAX.	MIN.	MAX.	
$t_{WC}$	Write Cycle Time	35	-	45	-	ns
$t_{WP}$	Write Pulse Width	25	-	30	-	ns
$t_{CW}$	Chip Enable to End of Write	25	-	30	-	ns
$t_{AW}$	Address Set up Time	0	-	0	-	ns
$t_{WR}$	Write Recovery Time	0	-	0	-	ns
$t_{ODW}$	$\overline{WE}$ to Output High-Z	-	15	-	15	ns
$t_{OEW}$	$\overline{WE}$ to Output Low-Z	0	-	0	-	ns
$t_{DS}$	Data Set up Time	20	-	25	-	ns
$t_{DH}$	Data Hold Time	0	-	0	-	ns

**A.C. TEST CONDITIONS**

Input Pulse Levels	0.6V, 2.4V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1





Fig. 1 Output Load


# TC5562P/J-35, TC5562P/J-45

## TIMING WAVEFORMS


### READ CYCLE (1)



### WRITE CYCLE 1 ( $\overline{WE}$ Controlled Write)



### WRITE CYCLE 2 ( $\overline{CE}$ Controlled Write)




- Note:
1.  $\overline{WE}$  is High for Read Cycle.
  2. Assuming that  $\overline{CE}$  Low transition occurs coincidentally or after  $\overline{WE}$  Low transition, outputs remain in a high impedance state.
  3. Assuming that  $\overline{CE}$  High transition occurs coincidentally or prior to  $\overline{WE}$  High transition, outputs remain in a high impedance state.
  4. The operating temperature ( $T_a$ ) is guaranteed with transverse air flow exceeding 400 linear feet per minute.

# TC5562P/J-35, TC5562P/J-45

## OUTLINE DRAWINGS

- Plastic DIP (DIP22-P-300)

Unit in mm






Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

# TC5562P/J-35, TC5562P/J-45

## OUTLINE DRAWINGS

• Plastic SOJ (SOJ24-P-300)

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

8,192 WORD x 8 BIT CMOS STATIC RAM


**DESCRIPTION**

The TC5588P/J is a 65,536 bit high-speed static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operates from a single 5 volt supply. Toshiba's advanced CMOS circuitry provides high-speed characteristics. The TC5588P/J has low standby power using Chip Enables (CE1/CE2), and has fast memory accesses using Output Enable (OE). The TC5588P/J is suitable for use as cache memory where high speed is required. All inputs and outputs are directly TTL compatible. The TC5588P/J is offered in standard 28 pin 300 mil DIP and SOJ packages for high density assembly.

**FEATURES**

- Fast access time:
  - TC5588P/J-15 15ns (MAX.)
  - TC5588P/J-20 20ns (MAX.)
  - TC5588P/J-25 25ns (MAX.)
  - TC5588P/J-35 35ns (MAX.)
- Low power dissipation:
  - Operation TC5588P/J-15 135mA (MAX.)
  - TC5588P/J-20 115mA (MAX.)
  - TC5588P/J-25 115mA (MAX.)
  - TC5588P/J-35 115mA (MAX.)
  - Standby 1mA (MAX.)
- 5V single power supply : 5V±10%
- Fully static operation
- Directly TTL compatible : All Input and Output
- Output buffer control : OE
- Package :
  - 28 Pin plastic 300 mil DIP : TC5588P
  - 28 Pin plastic 300 mil SOJ : TC5588J


**PIN CONNECTION**



**PIN NAMES**

A0~A12	Address Inputs
I/O1~I/O8	Data Inputs/Outputs
CE1, CE2	Chip Enable Inputs
WE	Write Enable Input
OE	Output Enable Input
VDD	Power (+ 5V)
GND	Ground
N.C.	No Connection

**BLOCK DIAGRAM**





# TC5588P/J-15, TC5588P/J-20 TC5588P/J-25, TC5588P/J-35

## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS
$V_{DD}$	Power Supply Voltage	-0.5~7.0	V
$V_{IN}$	Input Voltage	-2.0~7.0	V
$V_{OUT}$	Output Voltage	-0.5~ $V_{DD} + 0.5$	V
$P_D$	Power Dissipation	1.0	W
$T_{solder}$	Soldering Temperature · Time	260 · 10	°C · sec
$T_{strg}$	Storage Temperature	-65~150	°C
$T_{opr}$	Operating Temperature	-10~85	°C

## DC RECOMMENDED OPERATING CONDITIONS ( $T_a = 0 \sim 70^\circ\text{C}$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V
$V_{IH}$	Input High Voltage	2.2	-	$V_{DD} + 0.5$	V
$V_{IL}$	Input Low Voltage	-0.5	-	0.8	V

## DC CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ , $V_{DD} = 5V \pm 10\%$ )

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNITS	
$I_{IL}$	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$	-	-	$\pm 1$	$\mu\text{A}$	
$I_{OH}$	Output High Current	$V_{OH} = 2.4V$	-4	-	-	mA	
$I_{OL}$	Output Low Current	$V_{OL} = 0.4V$	8	-	-	mA	
$I_{LO}$	Output Leakage Current	$\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ or $\overline{WE} = V_{IL}$ or $\overline{OE} = V_{IH}$ , $V_{OUT} = 0 \sim V_{DD}$	-	-	$\pm 1$	$\mu\text{A}$	
$I_{DD0}$	Operating Current	$V_{DD} = 5.5V$ tcycle = Min cycle $\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$ Other Inputs = $V_{IH}/V_{IL}$ $I_{OUT} = 0\text{mA}$	-15	-	-	135	mA
			-20	-	-	-	
			-25	-	-	115	
			-35	-	-	-	
$I_{D0S1}$	Standby Current	$V_{DD} = 5.5V$ tcycle = Min cycle $\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ Other Inputs = $V_{IH}/V_{IL}$	-	-	25	mA	
$I_{D0S2}^*$		$\overline{CE1} = V_{DD} - 0.2V$ or $CE2 = 0.2V$ Other Inputs = $V_{DD} - 0.2V$ or $0.2V$	-	-	1		

\* : In standby mode with  $\overline{CE1} \geq V_{DD} - 0.2V$ , these specification limits are guaranteed under the condition of  $\overline{CE1} \geq V_{DD} - 0.2V$  or  $CE2 \leq 0.2V$ .

## CAPACITANCE\*\* ( $T_a = 25^\circ\text{C}$ , $f = 1.0\text{MHz}$ )

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = GND$	5	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = GND$	7	pF

\*\* : This parameter is periodically sampled and is not 100% tested.

# TC5588P/J-15, TC5588P/J-20 TC5588P/J-25, TC5588P/J-35

AC CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$  <sup>(1)</sup>,  $V_{DD} = 5V \pm 10\%$ )

## READ CYCLE

SYMBOL	PARAMETER	TC5588P/J-15		TC5588P/J-20		TC5588P/J-25		TC5588P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{RC}$	Read Cycle Time	15	-	20	-	25	-	35	-	ns
$t_{ACC}$	Address Access Time	-	15	-	20	-	25	-	35	
$t_{CO1}$	$\overline{CE1}$ Access Time	-	15	-	20	-	25	-	35	
$t_{CO2}$	CE2 Access Time	-	15	-	20	-	25	-	35	
$t_{OE}$	$\overline{OE}$ Access Time	-	9	-	10	-	12	-	12	
$t_{OH}$	Output Data Hold Time From Address Change	5	-	5	-	5	-	5	-	
$t_{COE}$	Output Enable Time from $\overline{CE1}$ or CE2	5	-	5	-	5	-	5	-	
$t_{COD}$	Output Disable Time from $\overline{CE1}$ or CE2	-	6	-	6	-	6	-	6	
$t_{OEE}$	Output Enable Time from $\overline{OE}$	0	-	0	-	0	-	0	-	
$t_{ODO}$	Output Disable Time from $\overline{OE}$	-	5	-	5	-	5	-	5	
$t_{PU}$	Chip Selection to Power Up Time	0	-	0	-	0	-	0	-	
$t_{PD}$	Chip Deselection to Power Down Time	-	15	-	20	-	25	-	35	


## WRITE CYCLE

SYMBOL	PARAMETER	TC5588P/J-15		TC5588P/J-20		TC5588P/J-25		TC5588P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{WC}$	Write Cycle Time	15	-	20	-	25	-	35	-	ns
$t_{CW}$	Chip Enable to End of Write	12	-	13	-	15	-	15	-	
$t_{AS}$	Address Set Up Time	0	-	0	-	0	-	0	-	
$t_{WP}$	Write Pulse Width	12	-	13	-	15	-	15	-	
$t_{WR}$	Write Recovery Time	0	-	0	-	0	-	0	-	
$t_{DS}$	Data Set Up Time	9	-	10	-	12	-	12	-	
$t_{DH}$	Data Hold Time	0	-	0	-	0	-	0	-	
$t_{OEW}$	Output Enable Time from $\overline{WE}$	0	-	0	-	0	-	0	-	
$t_{ODW}$	Output Disable Time from $\overline{WE}$	-	6	-	6	-	6	-	6	

## AC TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.0V/0.8V
Output Load	Fig. 1


Fig. 1




# TC5588P/J-15, TC5588P/J-20 TC5588P/J-25, TC5588P/J-35

## TIMING WAVEFORMS


### READ CYCLE (2)




### WRITE CYCLE 1 (5) ( $\overline{WE}$ Controlled Write)



WRITE CYCLE 2 (5) ( $\overline{CE1}$  Controlled Write)



WRITE CYLCE 3 (5) ( $CE2$  Controlled Write)






# TC5588P/J-15, TC5588P/J-20 TC5588P/J-25, TC5588P/J-35

## OUTLINE DRAWINGS

Plastic DIP (DIP28-P-300B)

UNIT : mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

# TC5588P/J-15, TC5588P/J-20 TC5588P/J-25, TC5588P/J-35

## OUTLINE DRAWINGS

Plastic SOJ (SOJ28-P-300A)



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

8,192 WORD x 9 BIT CMOS STATIC RAM

DESCRIPTION

The TC5589P/J is a 73,728 bit high-speed static random access memory organized as 8,192 words by 9 bits using CMOS technology, and operates from a single 5-volt supply. Toshiba's advanced CMOS circuitry provides high-speed characteristics. The TC5589P/J has low standby power using Chip Enables ( $\overline{CE1}/\overline{CE2}$ ), and has fast memory access using Output Enable ( $\overline{OE}$ ). The TC5589P/J is suitable for use as cache memory where high speed is required. All inputs and outputs are directly TTL compatible. The TC5589P/J is offered in standard 28 pin 300 mil DIP and SOJ packages for high-density assembly.

FEATURES


- Fast access time:
 

TC5589P/J-15	15ns (MAX.)
TC5589P/J-20	20ns (MAX.)
TC5589P/J-25	25ns (MAX.)
TC5589P/J-35	35ns (MAX.)
- Low power dissipation:
 

Operation	TC5589P/J-15	135mA (MAX.)
	TC5589P/J-20	115mA (MAX.)
	TC5589P/J-25	115mA (MAX.)
	TC5589P/J-35	115mA (MAX.)
Standby		1mA (MAX.)
- 5V single power supply :  $5V \pm 10\%$
- Fully static operation
- Directly TTL compatible : All Input and Output
- Output buffer control :  $\overline{OE}$
- Package :
 

28 Pin plastic 300 mil DIP	: TC5589P
28 Pin plastic 300 mil SOJ	: TC5589J


PIN CONNECTION



PIN NAMES

A0~A12	Address Inputs
I/O1~I/O9	Data Inputs/Outputs
$\overline{CE1}$ , CE2	Chip Enable Inputs
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
V <sub>DD</sub>	Power (+5V)
GND	Ground

BLOCK DIAGRAM





# TC5589P/J-15, TC5589P/J-20 TC5589P/J-25, TC5589P/J-35

## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS
$V_{DD}$	Power Supply Voltage	-0.5~7.0	V
$V_{IN}$	Input Voltage	-2.0~7.0	V
$V_{OUT}$	Output Voltage	-0.5~ $V_{DD} + 0.5$	V
$P_D$	Power Dissipation	1.0	W
$T_{solder}$	Soldering Temperature · Time	260 · 10	°C · sec
$T_{strg}$	Storage Temperature	-65~150	°C
$T_{opr}$	Operating Temperature	-10~85	°C

## DC RECOMMENDED OPERATING CONDITIONS ( $T_a = 0 \sim 70^\circ\text{C}$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V
$V_{IH}$	Input High Voltage	2.2	-	$V_{DD} + 0.5$	V
$V_{IL}$	Input Low Voltage	-0.5	-	0.8	V

## DC CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ , $V_{DD} = 5V \pm 10\%$ )

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNITS	
$I_{IL}$	Input Leakage Current	$\overline{V_{IN}} = 0 \sim V_{DD}$	-	-	$\pm 1$	$\mu\text{A}$	
$I_{OH}$	Output High Current	$V_{OH} = 2.4V$	-4	-	-	mA	
$I_{OL}$	Output Low Current	$V_{OL} = 0.4V$	8	-	-	mA	
$I_{LO}$	Output Leakage Current	$\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ or $\overline{WE} = V_{IL}$ or $\overline{OE} = V_{IH}$ , $V_{OUT} = 0 \sim V_{DD}$	-	-	$\pm 1$	$\mu\text{A}$	
$I_{DD0}$	Operating Current	$V_{DD} = 5.5V$ tcycle = Min cycle $\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$ Other Inputs = $V_{IH}/V_{IL}$ $I_{OUT} = 0\text{mA}$	-15	-	-	135	mA
			-20	-	-	115	
			-25	-	-		
			-35	-	-		
$I_{DDs1}$	Standby Current	$V_{DD} = 5.5V$ tcycle = Min cycle $\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ Other Inputs = $V_{IH}/V_{IL}$	-	-	-	25	mA
			$I_{DDs2}^*$	$\overline{CE1} = V_{DD} - 0.2V$ or $CE2 = 0.2V$ Other Inputs = $V_{DD} - 0.2V$ or $0.2V$	-	-	

\* : In standby mode with  $\overline{CE1} \geq V_{DD} - 0.2V$ , these specification limits are guaranteed under the condition of  $\overline{CE1} \geq V_{DD} - 0.2V$  or  $CE2 \leq 0.2V$ .

## CAPACITANCE \*\* ( $T_a = 25^\circ\text{C}$ , $f = 1.0\text{MHz}$ )

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = \text{GND}$	5	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = \text{GND}$	7	pF

\*\* : This parameter is periodically sampled and is not 100% tested.

AC CHARACTERISTICS (Ta = 0~70°C<sup>(1)</sup>, V<sub>DD</sub> = 5V ± 10%)

READ CYCLE

SYMBOL	PARAMETER	TC5589P/J-15		TC5589P/J-20		TC5589P/J-25		TC5589P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	15	–	20	–	25	–	35	–	ns
t <sub>ACC</sub>	Address Access Time	–	15	–	20	–	25	–	35	
t <sub>CO1</sub>	$\overline{CE1}$ Access Time	–	15	–	20	–	25	–	35	
t <sub>CO2</sub>	CE2 Access Time	–	15	–	20	–	25	–	35	
t <sub>OE</sub>	$\overline{OE}$ Access Time	–	9	–	10	–	12	–	12	
t <sub>OH</sub>	Output Data Hold Time From Address Change	5	–	5	–	5	–	5	–	
t <sub>COE</sub>	Output Enable Time from $\overline{CE1}$ or CE2	5	–	5	–	5	–	5	–	
t <sub>COD</sub>	Output Disable Time from $\overline{CE1}$ or CE2	–	6	–	6	–	6	–	6	
t <sub>OEE</sub>	Output Enable Time from $\overline{OE}$	0	–	0	–	0	–	0	–	
t <sub>ODO</sub>	Output Disable Time from $\overline{OE}$	–	5	–	5	–	5	–	5	
t <sub>PU</sub>	Chip Selection to Power Up Time	0	–	0	–	0	–	0	–	
t <sub>PD</sub>	Chip Deselection to Power Down Time	–	15	–	20	–	25	–	35	


WRITE CYCLE

SYMBOL	PARAMETER	TC5589P/J-15		TC5589P/J-20		TC5589P/J-25		TC5589P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	15	–	20	–	25	–	35	–	ns
t <sub>CW</sub>	Chip Enable to End of Write	12	–	13	–	15	–	15	–	
t <sub>AS</sub>	Address Set Up Time	0	–	0	–	0	–	0	–	
t <sub>WP</sub>	Write Pulse Width	12	–	13	–	15	–	15	–	
t <sub>WR</sub>	Write Recovery Time	0	–	0	–	0	–	0	–	
t <sub>DS</sub>	Data Set Up Time	9	–	10	–	12	–	12	–	
t <sub>DH</sub>	Data Hold Time	0	–	0	–	0	–	0	–	
t <sub>OEW</sub>	Output Enable Time from $\overline{WE}$	0	–	0	–	0	–	0	–	
t <sub>ODW</sub>	Output Disable Time from $\overline{WE}$	–	6	–	6	–	6	–	6	

AC TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.0V/0.8V
Output Load	Fig. 1


Fig. 1




# TC5589P/J-15, TC5589P/J-20 TC5589P/J-25, TC5589P/J-35

## TIMING WAVEFORMS


### READ CYCLE (2)




### WRITE CYCLE 1 (5) ( $\overline{WE}$ Controlled Write)



WRITE CYCLE 2 (5) ( $\overline{\text{CE1}}$  Controlled Write)



WRITE CYCLE 3 (5) ( $\text{CE2}$  Controlled Write)






# TC5589P/J-15, TC5589P/J-20 TC5589P/J-25, TC5589P/J-35

## OUTLINE DRAWINGS

Plastic DIP (DIP28-P-300B)

UNIT : mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

# TC5589P/J-15, TC5589P/J-20 TC5589P/J-25, TC5589P/J-35

## OUTLINE DRAWINGS

Plastic SOJ (SOJ28-P-300A)



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

16,384 WORD × 4 BIT CMOS STATIC RAM

**DESCRIPTION**

The TC55416P-H is a 65,536 bit high speed static random access memory organized as 16,384 words by 4 bits using CMOS technology, and operates from a single 5-volt supply. Toshiba's high performance device technology provides both high speed and low power features with a maximum access time of 15ns / 20ns / 25ns / 35ns and maximum operating current of 120mA / 100mA / 100mA / 80mA at minimum cycle time.

The TC55416P-H also features an automatic stand-by mode. When deselected by Chip Enable (CE), the operating current is reduced to 1mA.


The TC55416P-H is suitable for use in cache memory and high speed storage, where high speed/high density are required.

The TC55416P-H is offered in a 22 pin standard plastic DIP with 0.3 inch width for high density assembly. The TC55416P-H is fabricated with ion implanted CMOS silicon gate MOS technology for high performance and high reliability.

**FEATURES**

- Fast access time :
  - TC55416P-15H 15ns(MAX.)
  - TC55416P-20H 20ns(MAX.)
  - TC55416P-25H 25ns(MAX.)
  - TC55416P-35H 35ns(MAX.)
- 5V single power supply : 5V ± 10%
- Fully static operation
- Directly TTL compatible :
  - All Input and Output
- Low power dissipation :
  - Operation TC55416P-15H 120mA(MAX.)
  - TC55416P-20H 100mA(MAX.)
  - TC55416P-25H 100mA(MAX.)
  - TC55416P-35H 80mA(MAX.)
  - Standby 1mA(MAX.)
- Package : 22pin plastic 300mil DIP (TC55416P-H)


**PIN CONNECTION**



**PIN NAMES**

A0 ~ A13	Address Inputs
I/O1 ~ I/O4	Data Input / Output
CE	Chip Enable Input
WE	Write Enable Input
V <sub>DD</sub>	Power (+ 5V)
GND	Ground

**BLOCK DIAGRAM**





# TC55416P-15H, TC55416P-20H TC55416P-25H, TC55416P-35H

## MAXIMUM RATINGS

SYMBOL	ITEMS	RATING	UNIT
$V_{DD}$	Power Supply Voltage	-0.5~7.0	V
$V_{IN}$	Input Voltage	-2.0~7.0	V
$V_{IO}$	Output Voltage	-0.5~ $V_{DD} + 0.5$	V
$P_D$	Power Dissipation	650	mW
$T_{solder}$	Soldering Temperature · Time	260 · 10	°C·sec
$T_{strg}$	Storage Temperature	-65~150	°C
$T_{opr}$	Operating Temperature	-10~85	°C

## DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V
$V_{IH}$	Input High Voltage	2.2	-	$V_{DD} + 0.5$	V
$V_{IL}$	Input Low Voltage	-0.5	-	0.8	V

## DC and OPERATING CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ , $V_{DD} = 5\text{V} \pm 10\%$ )

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
$I_{IL}$	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$	-	-	$\pm 1$	$\mu\text{A}$	
$I_{OH}$	Output High Current	$V_{OH} = 2.4\text{V}$	-4	-	-	mA	
$I_{OL}$	Output Low Current	$V_{OL} = 0.4\text{V}$	8	-	-	mA	
$I_{LO}$	Output Leakage Current	$\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , $V_{OUT} = 0 \sim V_{DD}$	-	-	$\pm 1$	$\mu\text{A}$	
$I_{DDO}$	Operating Current	$V_{DD} = 5.5\text{V}$ , t <sub>cycle</sub> = Min cycle $\overline{CE} = V_{IL}$ , $I_{OUT} = 0\text{mA}$ Other Input = $V_{IH}/V_{IL}$	-15H	-	-	120	mA
			-20H	-	-	100	
			-25H	-	-	100	
			-35H	-	-	80	
$I_{DDs1}$	Standby Current	$V_{DD} = 5.5\text{V}$ , t <sub>cycle</sub> = Min cycle $\overline{CE} = V_{IH}$ , Other Input = $V_{IH}/V_{IL}$	-	-	25	mA	
$I_{DDs2}$		$\overline{CE} = V_{DD} - 0.2\text{V}$ Other Input = $V_{DD} - 0.2\text{V}$ or $0.2\text{V}$	-	-	1		

## CAPACITANCE ( $T_a = 25^\circ\text{C}$ )

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = \text{GND}$	5	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = \text{GND}$	7	pF

NOTE: This parameter is periodically sampled and is not 100% tested.

# TC55416P-15H, TC55416P-20H TC55416P-25H, TC55416P-35H

AC CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ <sup>(4)</sup>,  $V_{DD} = 5\text{V} \pm 10\%$ )

## READ CYCLE

SYMBOL	PARAMETER	TC55416P - 15H		TC55416P - 20H		TC55416P - 25H		TC55416P - 35H		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{RC}$	Read Cycle Time	15	-	20	-	25	-	35	-	ns
$t_{ACC}$	Address Access Time	-	15	-	20	-	25	-	35	
$t_{CO}$	Chip Enable Access Time	-	15	-	20	-	25	-	35	
$t_{COE}$	Output Enable Time from $\overline{CE}$	5	-	5	-	5	-	5	-	
$t_{COD}$	Output Disable Time from $\overline{CE}$	-	6	-	6	-	6	-	6	
$t_{OH}$	Output Data Hold Time	5	-	5	-	5	-	5	-	
$t_{PU}$	Power Up Time	0	-	0	-	0	-	0	-	
$t_{PD}$	Power Down Time	-	15	-	20	-	25	-	35	


## WRITE CYCLE

SYMBOL	PARAMETER	TC55416P - 15H		TC55416P - 20H		TC55416P - 25H		TC55416P - 35H		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{WC}$	Write Cycle Time	15	-	20	-	25	-	35	-	ns
$t_{WP}$	Write Pulse Width	12	-	13	-	13	-	13	-	
$t_{CW}$	Chip Enable to End of Write	12	-	13	-	13	-	13	-	
$t_{AS}$	Address Set Up Time	0	-	0	-	0	-	0	-	
$t_{WR}$	Write Recovery Time	0	-	0	-	0	-	0	-	
$t_{OEw}$	Output Enable Time from $\overline{WE}$	0	-	0	-	0	-	0	-	
$t_{ODw}$	Output Disable Time from $\overline{WE}$	-	6	-	6	-	6	-	6	
$t_{DS}$	Data Set Up Time	9	-	10	-	10	-	10	-	
$t_{DH}$	Data Hold Time	0	-	0	-	0	-	0	-	

## AC TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.0V/0.8V
Output Load	See Fig. 1


Fig. 1




# TC55416P-15H, TC55416P-20H TC55416P-25H, TC55416P-35H

## TIMING WAVEFORMS


### READ CYCLE <sup>(1)</sup>



### WRITE CYCLE 1 ( $\overline{WE}$ Controlled Write)



### WRITE CYCLE 2 ( $\overline{CE}$ Controlled Write)



(注) 1.  $\overline{WE}$  is High for Read Cycle.

2. Assuming that  $\overline{CE}$  Low transition occurs coincident with or after  $\overline{WE}$  Low transition, Outputs remain in a high impedance state.


3. Assuming that  $\overline{CE}$  High transition occurs coincident with or prior to  $\overline{WE}$  High transition, Outputs remain in a high impedance state.

4. The Operating temperature ( $T_a$ ) is guaranteed with transverse air flow exceeding 400 linear feet per minute.

5. These parameters are specified as follows and measured by using the load shown in Fig.1.

(A)  $t_{COE}, t_{OE\overline{W}}$  ..... Output Enable Time

(B)  $t_{COD}, t_{OD\overline{W}}$  ..... Output Disable Time




**TC55416P-15H, TC55416P-20H  
TC55416P-25H, TC55416P-35H**

OUTPUT DRAWINGS

Plastic DIP (DIP22-P-300)

UNIT : mm



NOTE . Package width and length do not include mole protrusion  
allowable mold protrusion is 0.15 mm.

16,384 WORD × 4 BIT CMOS STATIC RAM

DESCRIPTION

The TC55417P/J-H is a 65,536 bit high speed static random access memory organized as 16,384 words by 4 bits using CMOS technology, and operates from a single 5-volt supply. Toshiba's high performance device technology provides both high speed and low power features with maximum access times of 15ns / 20ns / 25ns / 35ns and maximum operating current of 120mA / 100mA / 100mA / 80mA at minimum cycle time.

The TC55417P/J-H also features an automatic stand-by mode. When deselected by Chip Enable ( $\overline{CE}$ ), the operating current is reduced to 1mA.

The TC55417P/J-H is suitable for use in cache memory and high speed storage, where high speed/high density are required.

The TC55417P/J-H is offered in a 24 pin standard plastic DIP and a 24 pin plastic SOJ, with 0.3 inch width for high density assembly.

The TC55417P/J-H is fabricated with ion implanted CMOS silicon gate MOS technology for high performance and high reliability.

FEATURES


- Fast access time :
 

TC55417P/J-15H	15ns(MAX.)
TC55417P/J-20H	20ns(MAX.)
TC55417P/J-25H	25ns(MAX.)
TC55417P/J-35H	35ns(MAX.)
- 5V single power supply : 5V ± 10%
- Fully static operation
- Directly TTL compatible :
 

All Input and Output
- Low power dissipation :
 

Operation	TC55417P/J-15H	120mA(MAX.)
	TC55417P/J-20H	100mA(MAX.)
	TC55417P/J-25H	100mA(MAX.)
	TC55417P/J-35H	80mA(MAX.)
Standby		1mA(MAX.)
- Output buffer control :  $\overline{OE}$
- Package : 24Pin plastic 300mil DIP (TC55417P-H)  
24Pin plastic 300mil SOJ (TC55417J-H)


PIN CONNECTION



PIN NAMES

A0 ~ A13	Address Inputs
I/O1 ~ I/O4	Data Input/Output
$\overline{CE}$	Chip Enable Input
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
V <sub>DD</sub>	Power ( + 5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



# TC55417P/J-15H, TC55417P/J-20H TC55417P/J-25H, TC55417P/J-35H

## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS
V <sub>DD</sub>	Power Supply Voltage	-0.5~7.0	V
V <sub>IN</sub>	Input Voltage	-2.0~7.0	V
V <sub>OUT</sub>	Output Voltage	-0.5~V <sub>DD</sub> +0.5	V
P <sub>D</sub>	Power Dissipation	650	mW
T <sub>solder</sub>	Soldering Temperature · Time	260 · 10	°C · sec
T <sub>strg</sub>	Storage Temperature	-65~150	°C
T <sub>opr</sub>	Operating Temperature	-10~85	°C

## DC RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = 0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> +0.5	V
V <sub>IL</sub>	Input Low Voltage	-0.5	-	0.8	V

## DC CHARACTERISTICS (T<sub>a</sub> = 0~70°C, V<sub>DD</sub> = 5V ± 10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0~V <sub>DD</sub>	-	-	±1	μA	
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4V	-4	-	-	mA	
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4V	8	-	-	mA	
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ V <sub>OUT</sub> = 0~V <sub>DD</sub>	-	-	±1	μA	
I <sub>DDO</sub>	Operating Current	V <sub>DD</sub> = 5.5V, t <sub>cycle</sub> = Min cycle $\overline{CE} = V_{IL}$ , I <sub>OUT</sub> = 0mA. Other Input = V <sub>IH</sub> /V <sub>IL</sub>	-15H	-	-	120	mA
			-20H	-	-	100	
			-25H	-	-	100	
			-35H	-	-	80	
I <sub>DDs1</sub>	Standby Current	V <sub>DD</sub> = 5.5V, t <sub>cycle</sub> = Min cycle $\overline{CE} = V_{IH}$ , Other Input = V <sub>IH</sub> /V <sub>IL</sub>	-	-	25	mA	
			I <sub>DDs2</sub>	$\overline{CE} = V_{DD} - 0.2V$ Other Input = V <sub>DD</sub> - 0.2V or 0.2V	-		-

## CAPACITANCE (T<sub>a</sub> = 25°C)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	7	pF

NOTE: This parameter is periodically sampled and is not 100% tested.

# TC55417P/J-15H, TC55417P/J-20H TC55417P/J-25H, TC55417P/J-35H

AC CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$  <sup>(4)</sup>,  $V_{DD} = 5V \pm 10\%$ )

## READ CYCLE

SYMBOL	PARAMETER	TC55417P/J-15H		TC55417P/J-20H		TC55417P/J-25H		TC55417P/J-35H		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{RC}$	Read Cycle Time	15	-	20	-	25	-	35	-	ns
$t_{ACC}$	Address Access Time	-	15	-	20	-	25	-	35	ns
$t_{CO}$	Chip Enable Access Time	-	15	-	20	-	25	-	35	ns
$t_{OE}$	Output Enable to Output Valid	-	9	-	10	-	10	-	10	ns
$t_{COE}$	Output Enable Time from $\overline{CE}$	5	-	5	-	5	-	5	-	ns
$t_{COD}$	Output Disable Time from $\overline{CE}$	-	6	-	6	-	6	-	6	ns
$t_{OEE}$	Output Enable Time from $\overline{OE}$	0	-	0	-	0	-	0	-	ns
$t_{ODO}$	Output Disable Time from $\overline{OE}$	-	5	-	5	-	5	-	5	ns
$t_{OH}$	Output Data Hold Time	5	-	5	-	5	-	5	-	ns
$t_{PU}$	Power Up Time	0	-	0	-	0	-	0	-	ns
$t_{PD}$	Power Down Time	-	15	-	20	-	25	-	35	ns


## WRITE CYCLE

SYMBOL	PARAMETER	TC55417P/J-15H		TC55417P/J-20H		TC55417P/J-25H		TC55417P/J-35H		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{WC}$	Write Cycle Time	15	-	20	-	25	-	35	-	ns
$t_{WP}$	Write Pulse Width	12	-	13	-	13	-	13	-	ns
$t_{CW}$	Chip Enable to End of Write	12	-	13	-	13	-	13	-	ns
$t_{AS}$	Address Set Up Time	0	-	0	-	0	-	0	-	ns
$t_{WR}$	Write Recovery Time	0	-	0	-	0	-	0	-	ns
$t_{OE\overline{W}}$	Output Enable Time from $\overline{WE}$	0	-	0	-	0	-	0	-	ns
$t_{OD\overline{W}}$	Output Disable Time from $\overline{WE}$	-	6	-	6	-	6	-	6	ns
$t_{DS}$	Data Set Up Time	9	-	10	-	10	-	10	-	ns
$t_{DH}$	Data Hold Time	0	-	0	-	0	-	0	-	ns

## AC TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.0V/0.8V
Output Load	See Fig. 1

Fig. 1







# TC55417P/J-15H, TC55417P/J-20H TC55417P/J-25H, TC55417P/J-35H

## TIMING WAVEFORMS


### READ CYCLE <sup>(1)</sup>



### WRITE CYCLE 1 <sup>(6)</sup> ( $\overline{WE}$ Controlled Write)



### WRITE CYCLE 2 <sup>(6)</sup> ( $\overline{CE}$ Controlled Write)




# TC55417P/J-15H, TC55417P/J-20H TC55417P/J-25H, TC55417P/J-35H

Note: 1.  $\overline{WE}$  is High for Read Cycle.

2. Assuming that  $\overline{CE}$  Low transition occurs coincident with or after  $\overline{WE}$  Low transition, outputs remain in a high impedance state.
3. Assuming that  $\overline{CE}$  High transition occurs coincident with or prior to  $\overline{WE}$  High transition, outputs remain in a high impedance state.
4. The Operating temperature ( $T_a$ ) is guaranteed with transverse air flow exceeding 400 linear feet per minute.
5. The  $\overline{OE}$  input can be held on low ( $V_{IL}$ ) in write cycle.
6. These parameters are specified as follows and measured by using the load shown in Fig.1.

(A)  $t_{COE}, t_{OOE}, t_{OEW}$  ..... Output Enable Time


(B)  $t_{COD}, t_{ODO}, t_{ODW}$  ..... Output Disable Time



**TC55417P/J-15H, TC55417P/J-20H  
TC55417P/J-25H, TC55417P/J-35H**

OUTLINE DRAWINGS

Plastic DIP (DIP-24-300B)




NOTE : Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

# TC55417P/J-15H, TC55417P/J-20H TC55417P/J-25H, TC55417P/J-35H

## OUTLINE DRAWINGS

Plastic SOJ (SOJ24-P-300A)

Unit : mm



NOTE : Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.



2-WAY 4,096 WORDS × 18 BITS / 8,192 WORDS × 18 BITS  
CMOS STATIC CACHE DATA RAM

**DESCRIPTION**

The TC55187T is a 147,456 bits high-speed static RAM which can be user-configured either as a 2-way 4,096 words by 18 bits or as 8,192 words by 18 bits. It is provided with byte control and on-chip address latches. The TC55187T is fabricated using Toshiba's CMOS technology and advanced circuit techniques which provide the high speed access. The TC55187T operates from a single 5-volt supply. This device features address access time as fast as 20ns, output-enable access as fast as 10ns and simple interfacing capability with bipolar TTL circuits is also offered. The TC55187T can directly interface with the INTEL 82385 cache controller without requiring additional peripheral circuit such as latches, transceivers and gates. Therefore, significant reductions in component count, board assembly area and power dissipation can be achieved by using the TC55187T cache data RAM. The MODE input of the TC55187T allows the user to configure the memory internally either as a 2-way 4,096 words by 18 bit organization suitable for 2-way set associative cache designs or as a 8,192 words by 18 bit organization suitable for direct map cache designs. The TC55187T can also be operated as a conventional asynchronous static RAM, which can be accessed from change of address, by holding the ALE input in the high state. The TC55187T is packaged in a 52-pin standard PLCC for high-density board level assembly.

**FEATURES**

- Fast Access Time (max.)

ITEM	TC55187T		
	- 20	- 25	- 30
t <sub>rc</sub> Cycle Time	20ns	25ns	30ns
t <sub>AA</sub> Address Access Time	20ns	25ns	30ns
t <sub>OE</sub> $\overline{OE}$ Access Time	10ns	10ns	12ns

- Power dissipation
 


Operating	TC55187T-20	230mA (max.)
	TC55187T-25	220mA (max.)
	TC55187T-30	200mA (max.)
Standby		40mA (max.)

- Configurable for 2-way or direct RAM arrays  
2-way 4,096 words × 18 bits (MODE = V<sub>IH</sub>)  
8,192 words × 18 bits (MODE = V<sub>IL</sub>)
- Contains address latches (except A12) and byte control, BS0 and BS1
- Interfaces directly with the Intel 82385 Cache Controller
- Single power supply of 5V ± 10%
- All inputs and outputs TTL compatible
- Two Output buffer controls :  $\overline{OEA}$ ,  $\overline{OEB}$
- Two Write enable controls :  $\overline{WEA}$ ,  $\overline{WEB}$
- 52pin PLCC package

**PIN NAMES**

A0~A12	Address Inputs
D0~D15, DP0, DP1	Data Input/ Output
ALE	Address Latch Input
$\overline{CE}$	Chip Enable Input
BS0	Lower Byte Select Input
BS1	Upper Byte Select input
$\overline{OEA}$	Output Enable Input (Way - A)
$\overline{OEB}$	Output Enable Input (Way - B)
$\overline{WEA}$	Write Enable Input (Way - A)
$\overline{WEB}$	Write Enable Input (Way - B)
MODE	Mode Select Input
VDD	Power (+ 5V)
GND	Ground


**PIN CONNECTION (TOP VIEW)**




# TC55187T-20, TC55187T-25 TC55187T-30

## BLOCK DIAGRAM

1-WAY 8,192 words  $\times$  18 bits (MODE :  $V_{IL}$ )



2-WAY 4,096 words  $\times$  18 bits (MODE :  $V_{IH}$ )



TRUTH TABLE 1

CONTROL INPUT			ADDRESS		FUNCTION	
MODE	ALE	$\overline{CE}$	A0~A11	A12	CHIP	CONFIGURATION
H	H	H	*	*	Disable	4K x 18 x 2
H	H	L	Valid	*	Enable	
H	L	*	*	*	Enable or Disable	
L	*	H	*	*	Disable	8K x 18
L	H	L	Valid	Valid	Enable	
L	L	L	*	Valid	Enable	

\* : H or L

TRUTH TABLE 2 (MODE =  $V_{IL}$  ... 8K x 18)

INPUTS						OPERATION		
$\overline{WEA}$	$\overline{WEB}$	$\overline{OEA}$	$\overline{OEB}$	$\overline{BS0}$	$\overline{BS1}$	CHIP	D0-D7 Dp0	D8-D15 Dp1
*	*	*	*	H	H	Deselect	Open	Open
H	H	H	H	*	*	Deselect	Open	Open
H	H	L	L	L	H	Read Cycle	Output	Open
				H	L		Open	Output
				L	L		Output	Output
L	L	*	*	L	H	Write Cycle	Input	Open
				H	L		Open	Input
				L	L		Input	Input
H	H	H	L	L	H	Undefined	Undefined	Undefined
				H	L			
				L	L			
H	H	L	H	L	H	Undefined	Undefined	Undefined
				H	L			
				L	L			
H	L	*	*	L	H	Undefined	Undefined	Undefined
				H	L			
				L	L			
L	H	*	*	L	H	Undefined	Undefined	Undefined
				H	L			
				L	L			

\* : H or L



TC55187T-20, TC55187T-25  
TC55187T-30

TRUTH TABLE 3 (MODE = V<sub>IH</sub> ... 4K x 18 x 2)

INPUTS						OPERATION			
$\overline{WEA}$	$\overline{WEB}$	$\overline{OEA}$	$\overline{OEB}$	$\overline{BS0}$	$\overline{BS1}$	way - A	way - B	D0~D7 Dp0	D8~D15 Dp1
*	*	*	*	H	H	Deselect	Deselect	Open	Open
H	H	H	H	*	*	Deselect	Deselect	Open	Open
H	H	H	L	L	H	Deselect	Read Cycle	way - B Output	Open
				H	L			Open	way - B Output
				L	L			way - B Output	way - B Output
H	H	L	H	L	H	Read Cycle	Deselect	way - A Output	Open
				H	L			Open	way - A Output
				L	L			way - A Output	way - A Output
H	H	L	L	L	H	Deselect	Deselect	Open	Open
				H	L				
				L	L				
H	L	*	*	L	H	Deselect	Write Cycle	way - B Input	Open
				H	L			Open	way - B Input
				L	L			way - B Input	way - B Input
L	H	*	*	L	H	Write Cycle	Deselect	way - A Input	Open
				H	L			Open	way - A Input
				L	L			way - A Input	way - A Input
L	L	*	*	L	H	Write Cycle	Write Cycle	way - A/B Input	Open
				H	L			Open	way - A/B Input
				L	L			way - A/B Input	way - A/B Input

\* : H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.5~7.0	V
V <sub>IN</sub>	Input Voltage	-2.0~7.0	V
V <sub>OUT</sub>	Output Voltage	-0.5~V <sub>DD</sub> +0.5	V
P <sub>D</sub>	Power Dissipation	1.3	W
T <sub>solder</sub>	Soldering Temperature · Time	260 · 10	°C · sec
T <sub>strg</sub>	Storage Temperature	-65~150	°C
T <sub>opr</sub>	Operating Temperature	-10~85	°C

DC RECOMMENDED OPERATION CONDITIONS (Ta = 0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> +0.5	V
V <sub>IL</sub>	Input Low Voltage	-0.5 *	-	0.8	V

\* : -3V pulse width less than 10ns

DC CHARACTERISTICS (Ta = 0~70°C, V<sub>DD</sub> = 5V ± 10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0~V <sub>DD</sub>	-1	-	+1	μA	
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4V	-4	-	-	mA	
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4V	8	-	-	mA	
I <sub>LO</sub>	Output Leakage Current	Output Disable	-1	-	+1	μA	
I <sub>DDO</sub>	Operating Current	V <sub>DD</sub> = 5.5V, t <sub>RC</sub> , t <sub>WC</sub> = min. cycle Address, $\overline{WE}$ , ALE = Clock (3.0V/0V), $\overline{OE}$ = 3.0V $\overline{CE}$ , $\overline{BS}$ = 0V, MODE = 3.0V or 0V	-20	-	-	230	mA
			-25	-	-	220	
			-30	-	-	200	
I <sub>DDs</sub>	Standby Current	V <sub>DD</sub> = 5.5V, $\overline{CE}$ , $\overline{BS}$ , $\overline{WE}$ , $\overline{OE}$ = V <sub>IH</sub> , ALE = V <sub>IL</sub> Address, Data, MODE = V <sub>IH</sub> or V <sub>IL</sub>	-	-	40	mA	

CAPACITANCE (Ta = 25°C, freq = 1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C <sub>in</sub>	Input Capacitance	V <sub>IN</sub> = GND	-	-	5	pF
C <sub>out</sub>	Output Capacitance	V <sub>OUT</sub> = GND	-	-	7	pF

# TC55187T-20, TC55187T-25 TC55187T-30

AC CHARACTERISTICS (Ta = 0~70°C, V<sub>DD</sub> = 5V ± 10%)

## READ CYCLE

SYMBOL	PARAMETER	-20		-25		-30		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	20	-	25	-	30	-	ns
t <sub>AA</sub>	Address Access Time	-	20	-	25	-	30	ns
t <sub>A12A</sub>	A12 Access Time	-	15	-	17	-	20	ns
t <sub>LA</sub>	ALE Access Time	-	20	-	25	-	30	ns
t <sub>CA</sub>	$\overline{CE}$ Access Time	-	20	-	22	-	25	ns
t <sub>BA</sub>	$\overline{BS}$ Access Time	-	20	-	22	-	25	ns
t <sub>OE</sub>	$\overline{OE}$ Access Time	-	10	-	10	-	12	ns
t <sub>ASL</sub>	Address Latch Set-Up Time	4	-	4	-	5	-	ns
t <sub>AHL</sub>	Address Latch Hold Time	5	-	5	-	5	-	ns
t <sub>LP</sub>	ALE Pulse Width	8	-	8	-	9	-	ns
t <sub>AOH</sub>	Output Data Hold Time from Address Change	5	-	5	-	5	-	ns
t <sub>LOH</sub>	Output Data Hold Time from Address Latch	5	-	5	-	5	-	ns
t <sub>CLZ</sub>	$\overline{CE}$ to Output in Low-Z	5	-	5	-	5	-	ns
t <sub>BLZ</sub>	$\overline{BS}$ to Output in Low-Z	5	-	5	-	5	-	ns
t <sub>OLZ</sub>	$\overline{OE}$ to Output in Low-Z	0	-	0	-	0	-	ns
t <sub>CHZ</sub>	$\overline{CE}$ to Output in High-Z	-	10	-	10	-	12	ns
t <sub>BHZ</sub>	$\overline{BS}$ to Output in High-Z	-	10	-	10	-	12	ns
t <sub>OHZ</sub>	$\overline{OE}$ to Output in High-Z	-	8	-	8	-	10	ns
t <sub>OUI</sub>	$\overline{OE}/\overline{OE\overline{B}}$ Inhibit Time	8	-	8	-	10	-	ns


WRITE CYCLE

SYMBOL	PARAMETER	- 20		- 25		- 30		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{WC}$	Write Cycle Time	20	-	25	-	30	-	ns
$t_{WP}$	$\overline{WE}$ Pulse Width	12	-	15	-	18	-	ns
$t_{BW}$	$\overline{BS}$ to End of Write	12	-	15	-	18	-	ns
$t_{CW}$	$\overline{CE}$ to End of Write	12	-	15	-	18	-	ns
$t_{AW}$	Write Address to End of Write	12	-	15	-	18	-	ns
$t_{A12W}$	Write Address A12 to End of Write	12	-	15	-	18	-	ns
$t_{AS}$	Write Address Set-Up Time	0	-	0	-	0	-	ns
$t_{WR}$	Write Recovery Time	0	-	0	-	0	-	ns
$t_{DS}$	Data Set-Up Time	8	-	10	-	10	-	ns
$t_{DH}$	Data Hold Time	0	-	0	-	0	-	ns
$t_{WLZ}$	$\overline{WE}$ to Output in Low-Z	5	-	5	-	5	-	ns
$t_{WHZ}$	$\overline{WE}$ to Output in High-Z	-	7	-	8	-	10	ns
$t_{OEh}$	$\overline{OE}$ Command Hold Time	5	-	5	-	5	-	ns
$t_{WEh}$	$\overline{WE}$ Command Hold Time	-	5	-	5	-	5	ns
$t_{WI}$	Write Command Inhibit Time	10	-	10	-	10	-	ns
$t_{WA}$	$\overline{WE}$ Access Time	-	20	-	25	-	30	ns

AC TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time (0.3V~2.7V)	3ns
Input Timing Measurement Reference Level	1.5V
Output Timing Measurement Reference Level	1.5V
Output Load	Fig. 1


Fig. 1 OUTPUT LOAD



# TC55187T-20, TC55187T-25 TC55187T-30

## TIMING WAVEFORMS


### READ CYCLE TIMING 1



NOTE :  $\overline{WEA}, \overline{WEB} = V_{IH}$

 ... Don't Care

READ CYCLE TIMING 2 ( $t_{OOI}$  TIMING . MODE =  $V_{IH}$ )



NOTE :  $\overline{WEA}, \overline{WEB} = V_{IH}$

# TC55187T-20, TC55187T-25 TC55187T-30


## WRITE CYCLE TIMING 1 ( $\overline{WE}$ Control)

MODE =  $V_{IH}$  ... 4K x 18 x 2


(A12 = Don't Care)

MODE =  $V_{IL}$  ... 8K x 18

(A12 = Valid Input)



WRITE CYCLE TIMING 2 ( $\overline{BS}$  Control)






# TC55187T-20, TC55187T-25 TC55187T-30


## WRITE CYCLE TIMING 3 ( $\overline{CE}$ Control)

MODE =  $V_{IH}$  ... 4Kx18x2 (A12 = Don't Care)  
 MODE =  $V_{IL}$  ... 8Kx18 (A12 = Valid Input)



 ... Don't Care

WRITE CYCLE TIMING 4 ( $t_{OE\bar{H}}$  and  $t_{WE\bar{H}}$ )




# TC55187T-20, TC55187T-25 TC55187T-30

## WRITE CYCLE TIMING 5 (A12 Control)

Only MODE = V<sub>IL</sub> ... 8K x 18

(A12 = Valid Input)




Note;  $t_{WI}$  ... Write Command Inhibit Time

( $\overline{CE} = H$  or  $\overline{BS0} = \overline{BS1} = H$  or  $\overline{WEA} = \overline{WEB} = H$ )


 ... Don't Care

READ AFTER WRITE CYCLE TIMING



NOTE : These parameters are specified as follows and measured by using load shown in Fig.1

- (A)  $t_{CLZ}$ ,  $t_{BLZ}$ ,  $t_{OLZ}$ ,  $t_{WLZ}$  ... Output Enable Time
- (B)  $t_{CHZ}$ ,  $t_{BHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  ... Output Disable Time






# TC55187T-20, TC55187T-25 TC55187T-30

## OUTLINE DRAWING

QFJ52-P-S750

UNIT : mm



2-WAY 4,096 WORDS × 18 BITS / 8,192 WORDS × 18 BITS  
CMOS STATIC CACHE DATA RAM

**DESCRIPTION**

The TC55188T is a 147,456 bits high-speed static RAM which can be user-configured either as 2-way 4,096 words by 18 bits or as 8,192 words by 18 bits. It is provided with a byte control, on-chip address latches and chip-enable latch. The TC55188T is fabricated using Toshiba's CMOS technology and advanced circuit techniques which provide the high speed accesses. The TC55188T operates from a single 5-volt supply. This device features address access time as fast as 20ns, output-enable access as fast as 10ns and simple interfacing capability with bipolar TTL circuits. The TC55188T can directly interface with the INTEL 82385 cache controller, without requiring additional peripheral circuit such as latches, transceivers and gates. Therefore, significant reductions in component count, board assembly area and power dissipation can be achieved by using the TC55188T cache data RAM. The MODE input of the TC55188T allows the user to configure the memory internally either as a 2-way 4,096 words by 18 bits organization suitable for 2-way set associative cache designs or as a 8,192 operated as a conventional asynchronous static RAM, which can be accessed from change of address, by holding the ALE input in the high state. The TC55188T is packaged in a 52-pin standard PLCC for high-density board level assembly.

**FEATURES**

- Fast Access Time (max.)

ITEM	TC55188T		
	- 20	- 25	- 30
t <sub>RC</sub> Cycle Time	20ns	25ns	30ns
t <sub>AA</sub> Address Access Time	20ns	25ns	30ns
t <sub>OE</sub> $\overline{OE}$ Access Time	10ns	10ns	12ns

- Power dissipation
 


Operating	TC55188T-20	230mA (max.)
	TC55188T-25	220mA (max.)
	TC55188T-30	200mA (max.)
Standby		40mA (max.)

- Configurable for 2-way or direct RAM arrays  
2-way 4,096words×18bits (MODE=V<sub>IH</sub>)  
8,192words×18bits (MODE=V<sub>IL</sub>)
- Contains address latches,  $\overline{CE}$  latch and byte control, BS0 and BS1
- Interfaces directly with the Intel 82385 Cache Controller
- Single power supply of 5V±10%
- All inputs and outputs TTL compatible
- Two Output buffer controls :  $\overline{OEA}$ ,  $\overline{OEB}$
- Two Write enable controls :  $\overline{WEA}$ ,  $\overline{WEB}$
- 52pin PLCC package

**PIN NAMES**

A0~A12	Address Inputs
D0~D15, DP0, DP1	Data Input / Output
ALE	Address / $\overline{CE}$ Latch Input
$\overline{CE}$	Chip Enable Input
BS0	Lower Byte Select Input
BS1	Upper Byte Select input
$\overline{OEA}$	Output Enable Input (Way - A)
$\overline{OEB}$	Output Enable Input (Way - B)
$\overline{WEA}$	Write Enable Input (Way - A)
$\overline{WEB}$	Write Enable Input (Way - B)
MODE	Mode Select Input
VDD	Power (+ 5V)
GND	Ground


**PIN CONNECTION (TOP VIEW)**




# TC55188T-20, TC55188T-25 TC55188T-30

## BLOCK DIAGRAM

1-WAY 8,192 words  $\times$  18 bits (MODE :  $V_{IL}$ )



2-WAY 4,096 words  $\times$  18 bits (MODE :  $V_{IH}$ )



TRUTH TABLE 1

CONTROL INPUT			ADDRESS		FUNCTION	
MODE	ALE	$\overline{CE}$	A0~A11	A12	CHIP	CONFIGURATION
H	H	H	*	*	Disable	4K x 18 x 2
H	H	L	Valid	*	Enable	
H	L	* *2	* *2	*	Enable or Disable	
L	H	H	*	*	Disable	8K x 18
L	H	L	Valid	Valid	Enable	
L	L	* *2	* *2	* *2	Enable or Disable	

\* : H or L      \*2 : LATCHED as ALE from H to L.

TRUTH TABLE 2 (MODE =  $V_{IL}$  ... 8K x 18)

INPUTS						OPERATION		
$\overline{WEA}$	$\overline{WEB}$	$\overline{OEA}$	$\overline{OEB}$	$\overline{BS0}$	$\overline{BS1}$	CHIP	D0~D7 Dp0	D8~D15 Dp1
*	*	*	*	H	H	Deselect	Open	Open
H	H	H	H	*	*	Deselect	Open	Open
H	H	L	L	L	H	Read Cycle	Output	Open
				H	L		Open	Output
				L	L		Output	Output
L	L	*	*	L	H	Write Cycle	Input	Open
				H	L		Open	Input
				L	L		Input	Input
H	H	H	L	L	H	Undefined	Undefined	Undefined
				H	L			
				L	L			
H	H	L	H	L	H	Undefined	Undefined	Undefined
				H	L			
				L	L			
H	L	*	*	L	H	Undefined	Undefined	Undefined
				H	L			
				L	L			
L	H	*	*	L	H	Undefined	Undefined	Undefined
				H	L			
				L	L			

\* : H or L



TC55188T-20, TC55188T-25  
TC55188T-30

TRUTH TABLE 3 (MODE = V<sub>IH</sub> ... 4K x 18 x 2)

INPUTS						OPERATION			
WEA	WEB	OE <sub>A</sub>	OE <sub>B</sub>	B <sub>S0</sub>	B <sub>S1</sub>	way - A	way - B	D0~D7 Dp0	D8~D15 Dp1
*	*	*	*	H	H	Deselect	Deselect	Open	Open
H	H	H	H	*	*	Deselect	Deselect	Open	Open
H	H	H	L	L	H	Deselect	Read Cycle	way - B Output	Open
				H	L			Open	way - B Output
				L	L			way - B Output	way - B Output
H	H	L	H	L	H	Read Cycle	Deselect	way - A Output	Open
				H	L			Open	way - A Output
				L	L			way - A Output	way - A Output
H	H	L	L	L	H	Deselect	Deselect	Open	Open
				H	L				
				L	L				
H	L	*	*	L	H	Deselect	Write Cycle	way - B Input	Open
				H	L			Open	way - B Input
				L	L			way - B Input	way - B Input
L	H	*	*	L	H	Write Cycle	Deselect	way - A Input	Open
				H	L			Open	way - A Input
				L	L			way - A Input	way - A Input
L	L	*	*	L	H	Write Cycle	Write Cycle	way - A/B Input	Open
				H	L			Open	way - A/B Input
				L	L			way - A/B Input	way - A/B Input

\*: H or L

**MAXIMUM RATINGS**

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.5~7.0	V
V <sub>IN</sub>	Input Voltage	-2.0~7.0	V
V <sub>OUT</sub>	Output Voltage	-0.5~V <sub>DD</sub> +0.5	V
P <sub>D</sub>	Power Dissipation	1.3	W
T <sub>solder</sub>	Soldering Temperature · Time	260 · 10	°C · sec
T <sub>strg</sub>	Storage Temperature	-65~150	°C
T <sub>opr</sub>	Operating Temperature	-10~85	°C

**DC RECOMMENDED OPERATION CONDITIONS (Ta = 0~70°C)**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> +0.5	V
V <sub>IL</sub>	Input Low Voltage	-0.5*	-	0.8	V

\* : -3V pulse width less than 10ns.

**DC CHARACTERISTICS (Ta = 0~70°C, V<sub>DD</sub> = 5V ± 10%)**

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0~V <sub>DD</sub>	-1	-	+1	μA	
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4V	-4	-	-	mA	
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4V	8	-	-	mA	
I <sub>LO</sub>	Output Leakage Current	Output Disable	-1	-	+1	μA	
I <sub>DDO</sub>	Operating Current	V <sub>DD</sub> = 5.5V, t <sub>RC</sub> , t <sub>WC</sub> = min. cycle Address, $\overline{WE}$ , ALE = Clock (3.0V/0V), $\overline{OE}$ = 3.0V $\overline{CE}$ , $\overline{BS}$ = 0V, MODE = 3.0V or 0V	-20	-	-	230	mA
			-25	-	-	220	
			-30	-	-	200	
I <sub>DDs</sub>	Standby Current	V <sub>DD</sub> = 5.5V, $\overline{CE}$ , $\overline{BS}$ , $\overline{WE}$ , $\overline{OE}$ = V <sub>IH</sub> , ALE = V <sub>IL</sub> Address, Data, MODE = V <sub>IH</sub> or V <sub>IL</sub>	-	-	40	mA	

**CAPACITANCE (Ta = 25°C, freq = 1MHz)**

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C <sub>in</sub>	Input Capacitance	V <sub>IN</sub> = GND	-	-	5	pF
C <sub>out</sub>	Output Capacitance	V <sub>OUT</sub> = GND	-	-	7	pF

# TC55188T-20, TC55188T-25 TC55188T-30

AC CHARACTERISTICS (Ta = 0~70°C, V<sub>DD</sub> = 5V ± 10%)

## READ CYCLE

SYMBOL	PARAMETER	-20		-25		-30		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	20	-	25	-	30	-	ns
t <sub>AA</sub>	Address Access Time	-	20	-	25	-	30	ns
t <sub>LA</sub>	ALE Access Time	-	20	-	25	-	30	ns
t <sub>CA</sub>	$\overline{CE}$ Access Time	-	20	-	22	-	25	ns
t <sub>BA</sub>	$\overline{BS}$ Access Time	-	20	-	22	-	25	ns
t <sub>OE</sub>	$\overline{OE}$ Access Time	-	10	-	10	-	12	ns
t <sub>ASL</sub>	Address Latch Set-Up Time	4	-	4	-	5	-	ns
t <sub>AHL</sub>	Address Latch Hold Time	5	-	5	-	5	-	ns
t <sub>LP</sub>	ALE Pulse Width	8	-	8	-	9	-	ns
t <sub>AOH</sub>	Output Data Hold Time from Address Change	5	-	5	-	5	-	ns
t <sub>LOH</sub>	Output Data Hold Time from Address Latch	5	-	5	-	5	-	ns
t <sub>LLZ</sub>	ALE to Output in Low-Z	5	-	5	-	5	-	ns
t <sub>CLZ</sub>	$\overline{CE}$ to Output in Low-Z	5	-	5	-	5	-	ns
t <sub>BLZ</sub>	$\overline{BS}$ to Output in Low-Z	5	-	5	-	5	-	ns
t <sub>OLZ</sub>	$\overline{OE}$ to Output in Low-Z	0	-	0	-	0	-	ns
t <sub>LHZ</sub>	ALE to Output in High-Z	-	12	-	12	-	15	ns
t <sub>CHZ</sub>	$\overline{CE}$ to Output in High-Z	-	10	-	10	-	12	ns
t <sub>BHZ</sub>	$\overline{BS}$ to Output in High-Z	-	10	-	10	-	12	ns
t <sub>OHZ</sub>	$\overline{OE}$ to Output in High-Z	-	8	-	8	-	10	ns
t <sub>OOI</sub>	$\overline{OE}/\overline{OE}\overline{B}$ Inhibit Time	8	-	8	-	10	-	ns


WRITE CYCLE

SYMBOL	PARAMETER	-20		-25		-30		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{WC}$	Write Cycle Time	20	-	25	-	30	-	ns
$t_{WP}$	$\overline{WE}$ Pulse Width	12	-	15	-	18	-	ns
$t_{BW}$	$\overline{BS}$ to End of Write	12	-	15	-	18	-	ns
$t_{CW}$	$\overline{CE}$ to End of Write	12	-	15	-	18	-	ns
$t_{AW}$	Write Address to End of Write	12	-	15	-	18	-	ns
$t_{AS}$	Write Address Set-Up Time	0	-	0	-	0	-	ns
$t_{WR}$	Write Recovery Time	0	-	0	-	0	-	ns
$t_{DS}$	Data Set-Up Time	8	-	10	-	10	-	ns
$t_{DH}$	Data Hold Time	0	-	0	-	0	-	ns
$t_{WLZ}$	$\overline{WE}$ to Output in Low-Z	5	-	5	-	5	-	ns
$t_{WHZ}$	$\overline{WE}$ to Output in High-Z	-	7	-	8	-	10	ns
$t_{OEHL}$	$\overline{OE}$ Command Hold Time	5	-	5	-	5	-	ns
$t_{WEHL}$	$\overline{WE}$ Command Hold Time	-	5	-	5	-	5	ns
$t_{WIL}$	Write Command Inhibit Time	10	-	10	-	10	-	ns

AC TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time (0.3V~2.7V)	3ns
Input Timing Measurement Reference Level	1.5V
Output Timing Measurement Reference Level	1.5V
Output Load	Fig. 1


Fig. 1 OUTPUT LOAD



# TC55188T-20, TC55188T-25 TC55188T-30

## TIMING WAVEFORMS

### READ CYCLE TIMING 1 (ALE=Clock)




NOTE :  $\overline{WEA}, \overline{WEB} = V_{IH}$

... Don't Care

# TC55188T-20, TC55188T-25 TC55188T-30


## READ CYCLE TIMING, 2 (ALE=V<sub>IH</sub>)

MODE = V<sub>IH</sub> ... 4K × 18 × 2      (A12 = Don't Care)  
 MODE = V<sub>IL</sub> ... 8K × 18            (A12 = Valid Input)



# TC55188T-20, TC55188T-25 TC55188T-30

READ CYCLE TIMING 3 ( $t_{OOI}$  TIMING . MODE =  $V_{IH}$ )




NOTE :  $\overline{WEA}, \overline{WEB} = V_{IH}$

# TC55188T-20, TC55188T-25 TC55188T-30

## WRITE CYCLE TIMING 1 ( $\overline{WE}$ Control)


MODE =  $V_{IH}$  ... 4K x 18 x 2 (A12 = Don't Care)  
 MODE =  $V_{IL}$  ... 8K x 18 (A12 = Valid Input)






# TC55188T-20, TC55188T-25 TC55188T-30

## WRITE CYCLE TIMING 2 ( $\overline{BS}$ Control)




WRITE CYCLE TIMING 3 ( $\overline{CE}$  Control)



 ... Don't Care

# TC55188T-20, TC55188T-25 TC55188T-30


## WRITE CYCLE TIMING 4 ( $t_{OEH}$ and $t_{WEH}$ )



NOTE : These parameters are specified as follows and measured by using load shown in Fig.1


(A)  $t_{LLZ}$ ,  $t_{CLZ}$ ,  $t_{BLZ}$ ,  $t_{OLZ}$ ,  $t_{WLZ}$  ... Output Enable Time

(B)  $t_{LHZ}$ ,  $t_{CHZ}$ ,  $t_{BHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  ... Output Disable Time





OUTLINE DRAWING

QFJ52-P-S750



UNIT : mm





65,536 WORD x 4 BIT CMOS STATIC RAM


DESCRIPTION

The TC55464P/J is a 262,144 bit high-speed static random access memory organized as 65,536 words by 4 bits using CMOS technology, and operates from a single 5 volt supply. Toshiba's advanced CMOS circuitry provides high-speed characteristics. The TC55464P/J has low stand-by power using Chip Enable ( $\overline{CE}$ ). The TC55464P/J is suitable for use as cache memory where high speed is required. All inputs and outputs are directly TTL compatible. The TC55464P/J is offered in standard 24 pin 300 mil DIP and SOJ packages for high density assembly.

FEATURES

- Fast access time :
  - TC55464P/J-17 17ns(MAX.)
  - TC55464P/J-20 20ns(MAX.)
  - TC55464P/J-25 25ns(MAX.)
  - TC55464P/J-35 35ns(MAX.)
- Low power dissipation
  - Operation : TC55464P/J-17 120mA(MAX.)
  - TC55464P/J-20 120mA(MAX.)
  - TC55464P/J-25 120mA(MAX.)
  - TC55464P/J-35 100mA(MAX.)
  - Standby : 1mA(MAX.)
- 5V single power supply :
  - 17 5V±5%
  - 20/25/35 5V±10%
- Fully static operation
- All Inputs and Outputs : TTL compatible
- Package
  - 24pin plastic 300 mil DIP : TC55464P
  - 24pin plastic 300 mil SOJ : TC55464J


PIN CONNECTION



PIN NAMES

A0~A15	Address Inputs
V01~V04	Data Inputs/Outputs
$\overline{CE}$	Chip Enable Input
$\overline{WE}$	Write Enable Input
VDD	Power(+5V)
GND	Ground

BLOCK DIAGRAM



# TC55464P/J-17, TC55464P/J-20 TC55464P/J-25, TC55464P/J-35

## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
$V_{DD}$	Power Supply Voltage	-0.5~7.0	V
$V_{IN}$	Input Voltage	-2.0~7.0	V
$V_{IO}$	Input/Output Voltage	-0.5~ $V_{DD} + 0.5$	V
$P_D$	Power Dissipation	1.0	W
$T_{solder}$	Soldering Temperature · Time	260·10	°C·sec
$T_{strg}$	Storage Temperature	-65~150	°C
$T_{opr}$	Operating Temperature	-10~85	°C

## DC RECOMMENDED OPERATING CONDITIONS (Ta = 0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	
$V_{DD}$	Power Supply Voltage	-17	4.75	5.0	5.25	V
		-20/25/35	4.5	5.0	5.5	
$V_{IH}$	Input High Voltage	2.2	-	$V_{DD} + 0.5$	V	
$V_{IL}$	Input Low Voltage	-0.5*	-	0.8	V	

\* -3V Pulse Width : 10ns

## DC and OPERATING CHARACTERISTICS (Ta = 0~70°C, -17 : $V_{DD} = 5V \pm 5\%$ , -20/25/35 : $V_{DD} = 5V \pm 10\%$ )

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
$I_{IL}$	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$	-	-	$\pm 1$	$\mu A$		
$I_{OH}$	Output High Current	$V_{OH} = 2.4V$	-4	-	-	mA		
$I_{OL}$	Output Low Current	$V_{OL} = 0.4V$	8	-	-	mA		
$I_{LO}$	Output Leakage Current	$\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , $V_{OUT} = 0 \sim V_{DD}$	-	-	$\pm 1$	$\mu A$		
$I_{DDO}$	Operating Current	tcycle = Min cycle	$V_{DD} = 5.25V$	-17	-	-	120	mA
			$V_{DD} = 5.5V$	-20	-	-	120	
		$\overline{CE} = V_{IL}$ Other Input = $V_{IH}/V_{IL}$	$V_{DD} = 5.25V$	-17	-	-	120	
			$V_{DD} = 5.5V$	-25	-	-	120	
$I_{DDs1}$	Standby Current	tcycle = Min cycle	$V_{DD} = 5.25V$	-17	-	-	20	mA
			$V_{DD} = 5.5V$	-20	-	-	20	
		$\overline{CE} = V_{IH}$ Other Input = $V_{IH}/V_{IL}$	$V_{DD} = 5.25V$	-17	-	-	20	
			$V_{DD} = 5.5V$	-25	-	-	20	
$I_{DDs2}$		$\overline{CE} = V_{DD} - 0.2V$ Other Input = $V_{DD} - 0.2V$ or 0.2V	-	-	1			

## CAPACITANCE (Ta = 25°C, f = 1.0MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = GND$	6	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = GND$	8	pF

Note : This parameter is periodically sampled and is not 100% tested.

# TC55464P/J-17, TC55464P/J-20 TC55464P/J-25, TC55464P/J-35

## AC CHARACTERISTICS (Ta=0~70°C (1), -17: VDD=5V ± 5%, -20/25/35: VDD=5V ± 10%)

### READ CYCLE

SYMBOL	PARAMETER	TC55464P/J-17		TC55464P/J-20		TC55464P/J-25		TC55464P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	17	-	20	-	25	-	35	-	ns
t <sub>ACC</sub>	Address Access Time	-	17	-	20	-	25	-	35	ns
t <sub>CO</sub>	$\overline{CE}$ Access Time	-	17	-	20	-	25	-	35	ns
t <sub>OH</sub>	Output Data Hold Time from Address Change	5	-	5	-	5	-	5	-	ns
t <sub>COE</sub>	Output Enable Time from $\overline{CE}$	5	-	5	-	5	-	5	-	ns
t <sub>COD</sub>	Output Disable Time from $\overline{CE}$	-	10	-	10	-	10	-	15	ns
t <sub>PU</sub>	Chip Selection to Power Up Time	0	-	0	-	0	-	0	-	ns
t <sub>PD</sub>	Chip Deselection to Power Down Time	-	17	-	20	-	25	-	35	ns


### WRITE CYCLE

SYMBOL	PARAMETER	TC55464P/J-17		TC55464P/J-20		TC55464P/J-25		TC55464P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	17	-	20	-	25	-	35	-	ns
t <sub>CW</sub>	Chip Enable to End of Write	13	-	13	-	15	-	20	-	ns
t <sub>AS</sub>	Address Set Up Time	0	-	0	-	0	-	0	-	ns
t <sub>WP</sub>	Write Pulse Width	13	-	13	-	15	-	20	-	ns
t <sub>WR</sub>	Write Recovery Time	0	-	0	-	0	-	0	-	ns
t <sub>DS</sub>	Data Set Up Time	10	-	10	-	12	-	15	-	ns
t <sub>DH</sub>	Data Hold Time	0	-	0	-	0	-	0	-	ns
t <sub>OE<math>\overline{W}</math></sub>	Output Enable Time from $\overline{WE}$	0	-	0	-	0	-	0	-	ns
t <sub>OD<math>\overline{W}</math></sub>	Output Disable Time from $\overline{WE}$	-	8	-	8	-	10	-	15	ns

### AC TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.0V/0.8V
Output Load	Fig. 1


Fig. 1






TIMING WAVEFORMS


READ CYCLE (2)



WRITE CYCLE 1 ( $\overline{WE}$  Controlled Write)



WRITE CYCLE 2 ( $\overline{CE}$  Controlled Write)






# TC55464P/J-17, TC55464P/J-20 TC55464P/J-25, TC55464P/J-35

## OUTLINE DRAWINGS

Plastic DIP (DIP24-P-300B)

Unit in mm




Note : Package width and length do not include mold protrusion, allowable mold protrusion is 0.15 mm.

# TC55464P/J-17, TC55464P/J-20 TC55464P/J-25, TC55464P/J-35

## OUTLINE DRAWINGS

Plastic SOJ (SOJ24 - P - 300)

Unit in mm



Note : Package width and length do not include mold protrusion, allowable mold protrusion is 0.15 mm.

65,536 WORD x 4 BIT CMOS STATIC RAM


**DESCRIPTION**

The TC55465P/J is a 262,144 bit high-speed static random access memory organized as 65,536 words by 4 bits using CMOS technology, and operates from a single 5 volt supply. Toshiba's advanced CMOS circuitry provides high-speed characteristics. The TC55465P/J has low stand-by power using Chip Enable (CE), and has fast memory accesses using Output Enable (OE). The TC55465P/J is suitable for use as cache memory where high speed is required. All inputs and outputs are directly TTL compatible. The TC55465P/J is offered in standard 28 pin 300 mil DIP and SOJ packages for high density assembly.

**FEATURES**

- Fast access time:
  - TC55465P/J-17      17ns(MAX.)
  - TC55465P/J-20      20ns(MAX.)
  - TC55465P/J-25      25ns(MAX.)
  - TC55465P/J-35      35ns(MAX.)
- Low power dissipation
  - Operation: TC55465P/J-17      120mA(MAX.)
  - TC55465P/J-20      120mA(MAX.)
  - TC55465P/J-25      120mA(MAX.)
  - TC55465P/J-35      100mA(MAX.)
  - Standby :                      1mA(MAX.)
- 5V single power supply :
  - 17                      : 5V±5%
  - 20/25/35                : 5V±10%
- Fully static operation
- All Inputs and Outputs : TTL compatible
- Output buffer control : OE
- Package
  - 28 pin plastic 300 mil DIP : TC55465P
  - 28 pin plastic 300 mil SOJ : TC55465J


**PIN CONNECTION**



**PIN NAMES**

A0~A15	Address Inputs
V01~V04	Data Inputs/Outputs
CE	Chip Enable Input
WE	Write Enable Input
OE	Output Enable Input
VDD	Power (+ 5V)
GND	Ground
N.C.	No Connection

**BLOCK DIAGRAM**



# TC55465P/J-17, TC55465P/J-20 TC55465P/J-25, TC55465P/J-35

## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
$V_{DD}$	Power Supply Voltage	-0.5~7.0	V
$V_{IN}$	Input Voltage	-2.0~7.0	V
$V_{IO}$	Input/Output Voltage	-0.5~ $V_{DD} + 0.5$	V
$P_D$	Power Dissipation	1.0	W
$T_{solder}$	Soldering Temperature · Time	260·10	°C·sec
$T_{strg}$	Storage Temperature	-65~150	°C
$T_{opr}$	Operating Temperature	-10~85	°C

## DC RECOMMENDED OPERATING CONDITIONS ( $T_a = 0 \sim 70^\circ\text{C}$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DD}$	Power Supply Voltage	-17	4.75	5.0	V
		-20/25/35	4.5	5.0	
$V_{IH}$	Input High Voltage	2.2	-	$V_{DD} + 0.5$	V
$V_{IL}$	Input Low Voltage	-0.5*	-	0.8	V

\* -3V Pulse Width : 10ns

## DC and OPERATING CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ , -17: $V_{DD} = 5V \pm 5\%$ , -20/25/35: $V_{DD} = 5V \pm 10\%$ )

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
$I_{IL}$	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$	-	-	$\pm 1$	$\mu\text{A}$	
$I_{OH}$	Output High Current	$V_{OH} = 2.4V$	-4	-	-	mA	
$I_{OL}$	Output Low Current	$V_{OL} = 0.4V$	8	-	-	mA	
$I_{LO}$	Output Leakage Current	$\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , $V_{OUT} = 0 \sim V_{DD}$	-	-	$\pm 1$	$\mu\text{A}$	
$I_{DDO}$	Operating Current	tcycle = Min cycle $\overline{CE} = V_{IL}$ Other Input = $V_{IH}/V_{IL}$	$V_{DD} = 5.25V$	-17	-	120	mA
			$V_{DD} = 5.5V$	-20	-	120	
				-25	-	120	
$I_{DSD1}$	Standby Current	tcycle = Min cycle $\overline{CE} = V_{IH}$ Other Input = $V_{IH}/V_{IL}$	$V_{DD} = 5.25V$	-17	-	20	mA
			$V_{DD} = 5.5V$	-20	-		
				-25	-		
$I_{DSD2}$	Standby Current	$\overline{CE} = V_{DD} - 0.2V$ Other Input = $V_{DD} - 0.2V$ or $0.2V$	-	-	1		
			-	-	1		

## CAPACITANCE ( $T_a = 25^\circ\text{C}$ , $f = 1.0\text{MHz}$ )

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = \text{GND}$	6	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = \text{GND}$	8	pF

Note : This parameter is periodically sampled and is not 100% tested.

# TC55465P/J-17, TC55465P/J-20 TC55465P/J-25, TC55465P/J-35

AC CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$  (1), - 17 :  $V_{DD} = 5V \pm 5\%$ , - 20/25/35 :  $V_{DD} = 5V \pm 10\%$ )

## READ CYCLE

SYMBOL	PARAMETER	TC55465P/J-17		TC55465P/J-20		TC55465P/J-25		TC55465P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{RC}$	Read Cycle Time	17	-	20	-	25	-	35	-	ns
$t_{ACC}$	Address Access Time	-	17	-	20	-	25	-	35	ns
$t_{CO}$	$\overline{CE}$ Access Time	-	17	-	20	-	25	-	35	ns
$t_{OE}$	$\overline{OE}$ Access Time	-	9	-	10	-	12	-	15	ns
$t_{OH}$	Output Data Hold Time from Address Change	5	-	5	-	5	-	5	-	ns
$t_{COE}$	Output Enable Time from $\overline{CE}$	5	-	5	-	5	-	5	-	ns
$t_{COD}$	Output Disable Time from $\overline{CE}$	-	10	-	10	-	10	-	15	ns
$t_{OEE}$	Output Enable Time from $\overline{OE}$	0	-	0	-	0	-	0	-	ns
$t_{ODO}$	Output Disable Time from $\overline{OE}$	-	8	-	8	-	10	-	15	ns
$t_{PU}$	Chip Selection to Power Up Time	0	-	0	-	0	-	0	-	ns
$t_{PD}$	Chip Deselection to Power Down Time	-	17	-	20	-	25	-	35	ns


## WRITE CYCLE

SYMBOL	PARAMETER	TC55465P/J-17		TC55465P/J-20		TC55465P/J-25		TC55465P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{WC}$	Write Cycle Time	17	-	20	-	25	-	35	-	ns
$t_{CW}$	Chip Enable to End of Write	13	-	13	-	15	-	20	-	ns
$t_{AS}$	Address Set Up Time	0	-	0	-	0	-	0	-	ns
$t_{WP}$	Write Pulse Width	13	-	13	-	15	-	20	-	ns
$t_{WR}$	Write Recovery Time	0	-	0	-	0	-	0	-	ns
$t_{DS}$	Data Set Up Time	10	-	10	-	12	-	15	-	ns
$t_{DH}$	Data Hold Time	0	-	0	-	0	-	0	-	ns
$t_{OE\overline{W}}$	Output Enable Time from $\overline{WE}$	0	-	0	-	0	-	0	-	ns
$t_{OD\overline{W}}$	Output Disable Time from $\overline{WE}$	-	8	-	8	-	10	-	15	ns

## AC TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.0V/0.8V
Output Load	Fig. 1

Fig. 1




(For  $t_{COE}$ ,  $t_{OEE}$ ,  $t_{COD}$ ,  $t_{ODO}$ ,  $t_{OE\overline{W}}$  and  $t_{OD\overline{W}}$ )




TIMING WAVEFORMS

READ CYCLE (2)




WRITE CYCLE1 (5) ( $\overline{WE}$  Controlled Write)




TC55465P/J-17, TC55465P/J-20  
 TC55465P/J-25, TC55465P/J-35

WRITE CYCLE2 (5) ( $\overline{CE}$  Controlled Write)



# TC55465P/J-17, TC55465P/J-20 TC55465P/J-25, TC55465P/J-35

- NOTE: 1. The operating temperature ( $T_a$ ) is guaranteed with transverse air flow exceeding 400 linear feet per minute.
2.  $\overline{WE}$  is High for Read Cycle.
  3. Assuming that  $\overline{CE}$  Low transition occurs coincident with or after  $\overline{WE}$  Low transition, Outputs remain in a high impedance state.
  4. Assuming that  $\overline{CE}$  High transition occurs coincident with or prior to  $\overline{WE}$  High transition, Outputs remain in a high impedance state.
  5. Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in a high impedance state during this period.
  6. These parameters are specified as follows and measured by using the load shown in Fig.1.
    - (A)  $t_{COE}$ ,  $t_{OEE}$ ,  $t_{OE\overline{W}}$  ..... Output Enable Time
    - (B)  $t_{COD}$ ,  $t_{ODO}$ ,  $t_{OD\overline{W}}$  ..... Output Disable Time




# TC55465P/J-17, TC55465P/J-20 TC55465P/J-25, TC55465P/J-35

## OUTLINE DRAWINGS

Plastic DIP (DIP28-P-300B)

Unit in mm




Note : Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

# TC55465P/J-17, TC55465P/J-20 TC55465P/J-25, TC55465P/J-35

## OUTLINE DRAWINGS

Plastic SOJ (SOJ28-P-300)

Unit in mm



Note : Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm

# TC55328P/J-17, TC55328P/J-20 TC55328P/J-25, TC55328P/J-35

## 32,768 WORD x 8 BIT CMOS STATIC RAM


### DESCRIPTION

The TC55328P/J is a 262,144 bit high-speed static random access memory organized as 32,768 words by 8 bits using CMOS technology, and operates from a single 5 volt supply. Toshiba's advanced CMOS circuitry provides high-speed characteristics. The TC55328P/J has low stand-by power using Chip Enable ( $\overline{CE}$ ), and has fast memory accesses using Output Enable ( $\overline{OE}$ ). The TC55328P/J is suitable for use as cache memory where high speed is required. All inputs and outputs are directly TTL compatible. The TC55328P/J is offered in standard 28 pin 300 mil DIP and SOJ packages for high density assembly.

### FEATURES

- Fast access time:
  - TC55328P/J-17 17ns(MAX.)
  - TC55328P/J-20 20ns(MAX.)
  - TC55328P/J-25 25ns(MAX.)
  - TC55328P/J-35 35ns(MAX.)
- Low power dissipation
  - Operation: TC55328P/J-17 140mA(MAX.)
  - TC55328P/J-20 140mA(MAX.)
  - TC55328P/J-25 140mA(MAX.)
  - TC55328P/J-35 120mA(MAX.)
  - Standby : 1mA(MAX.)
- 5V single power supply :
  - 17 : 5V±5%
  - 20/25/35 : 5V±10%
- Fully static operation
- All Inputs and Outputs : TTL compatible
- Output buffer control :  $\overline{OE}$
- Package
  - 28 pin plastic 300 mil DIP : TC55328P
  - 28 pin plastic 300 mil SOJ : TC55328J


### PIN CONNECTION



### PIN NAMES

A0~A14	Address Inputs
VO1~VO8	Data Inputs/Outputs
$\overline{CE}$	Chip Enable Input
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
V <sub>DD</sub>	Power (+ 5V)
GND	Ground

### BLOCK DIAGRAM



# TC55328P/J-17, TC55328P/J-20 TC55328P/J-25, TC55328P/J-35

## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.5~7.0	V
V <sub>IN</sub>	Input Voltage	-2.0~7.0	V
V <sub>IO</sub>	Input/Output Voltage	-0.5~V <sub>DD</sub> +0.5	V
P <sub>D</sub>	Power Dissipation	1.0	W
T <sub>solder</sub>	Soldering Temperature · Time	260 · 10	°C · sec
T <sub>strg</sub>	Storage Temperature	-65~150	°C
T <sub>opr</sub>	Operating Temperature	-10~85	°C

## DC RECOMMENDED OPERATING CONDITIONS (Ta = 0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	
V <sub>DD</sub>	Power Supply Voltage	-17	4.75	5.0	5.25	V
		-20/25/35	4.5	5.0	5.5	
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> +0.5	V	
V <sub>IL</sub>	Input Low Voltage	-0.5 *	-	0.8	V	

\* -3V Pulse Width : 10ns

## DC and OPERATING CHARACTERISTICS (Ta = 0~70°C, -17 : V<sub>DD</sub> = 5V ± 5%, -20/25/35 : V<sub>DD</sub> = 5V ± 10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0~V <sub>DD</sub>	-	-	±1	μA		
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4V	-4	-	-	mA		
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4V	8	-	-	mA		
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , V <sub>OUT</sub> = 0~V <sub>DD</sub>	-	-	±1	μA		
I <sub>DDO</sub>	Operating Current	tcycle = Min cycle $\overline{CE} = V_{IL}$ Other Input = V <sub>IH</sub> /V <sub>IL</sub>	V <sub>DD</sub> = 5.25V	-17	-	140	mA	
			V <sub>DD</sub> = 5.5V	-20	-	140		
				-25	-	140		
				-35	-	120		
I <sub>DD51</sub>	Standby Current	tcycle = Min cycle $\overline{CE} = V_{IH}$ Other Input = V <sub>IH</sub> /V <sub>IL</sub>	V <sub>DD</sub> = 5.25V	-17	-	-	20	mA
			V <sub>DD</sub> = 5.5V	-20				
				-25				
				-35				
I <sub>DD52</sub>		$\overline{CE} = V_{DD} - 0.2V$ Other Input = V <sub>DD</sub> - 0.2V or 0.2V	-	-	1			

## CAPACITANCE (Ta = 25°C, f = 1.0MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	8	pF

Note : This parameter is periodically sampled and is not 100% tested.

# TC55328P/J-17, TC55328P/J-20 TC55328P/J-25, TC55328P/J-35

AC CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$  (1), - 17 :  $V_{DD} = 5V \pm 5\%$ , - 20/25/35 :  $V_{DD} = 5V \pm 10\%$ )

## READ CYCLE

SYMBOL	PARAMETER	TC55328P/J-17		TC55328P/J-20		TC55328P/J-25		TC55328P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{RC}$	Read Cycle Time	17	-	20	-	25	-	35	-	ns
$t_{ACC}$	Address Access Time	-	17	-	20	-	25	-	35	
$t_{CO}$	$\overline{CE}$ Access Time	-	17	-	20	-	25	-	35	
$t_{OE}$	$\overline{OE}$ Access Time	-	9	-	10	-	12	-	15	
$t_{OH}$	Output Data Hold Time from Address Change	5	-	5	-	5	-	5	-	
$t_{COE}$	Output Enable Time from $\overline{CE}$	5	-	5	-	5	-	5	-	
$t_{COD}$	Output Disable Time from $\overline{CE}$	-	10	-	10	-	10	-	15	
$t_{OEE}$	Output Enable Time from $\overline{OE}$	0	-	0	-	0	-	0	-	
$t_{ODO}$	Output Disable Time from $\overline{OE}$	-	8	-	8	-	10	-	15	
$t_{PU}$	Chip Selection to Power Up Time	0	-	0	-	0	-	0	-	
$t_{PD}$	Chip Deselection to Power Down Time	-	17	-	20	-	25	-	35	


## WRITE CYCLE

SYMBOL	PARAMETER	TC55328P/J-17		TC55328P/J-20		TC55328P/J-25		TC55328P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{WC}$	Write Cycle Time	17	-	20	-	25	-	35	-	ns
$t_{CW}$	Chip Enable to End of Write	13	-	13	-	15	-	20	-	
$t_{AS}$	Address Set Up Time	0	-	0	-	0	-	0	-	
$t_{WP}$	Write Pulse Width	13	-	13	-	15	-	20	-	
$t_{WR}$	Write Recovery Time	0	-	0	-	0	-	0	-	
$t_{DS}$	Data Set Up Time	10	-	10	-	12	-	15	-	
$t_{DH}$	Data Hold Time	0	-	0	-	0	-	0	-	
$t_{OEW}$	Output Enable Time from $\overline{WE}$	0	-	0	-	0	-	0	-	
$t_{ODW}$	Output Disable Time from $\overline{WE}$	-	8	-	8	-	10	-	15	

## AC TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.0V/0.8V
Output Load	Fig.1

Fig.1







# TC55328P/J-17, TC55328P/J-20 TC55328P/J-25, TC55328P/J-35

## TIMING WAVEFORMS


### READ CYCLE (2)



### WRITE CYCLE1 (5) ( $\overline{WE}$ Controlled Write)




WRITE CYCLE2 (5) ( $\overline{CE}$  Controlled Write)



# TC55328P/J-17, TC55328P/J-20 TC55328P/J-25, TC55328P/J-35

- NOTE: 1. The operating temperature ( $T_a$ ) is guaranteed with transverse air flow exceeding 400 linear feet per minute.
2.  $\overline{WE}$  is High for Read Cycle.
3. Assuming that  $\overline{CE}$  Low transition occurs coincident with or after  $\overline{WE}$  Low transition, Outputs remain in a high impedance state.
4. Assuming that  $\overline{CE}$  High transition occurs coincident with or prior to  $\overline{WE}$  High transition, Outputs remain in a high impedance state.
5. Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in a high impedance state during this period.
6. These parameters are specified as follows and measured by using the load shown in Fig.1.
- (A)  $t_{COE}$ ,  $t_{OEE}$ ,  $t_{OE\overline{W}}$  ..... Output Enable Time
- (B)  $t_{COD}$ ,  $t_{ODO}$ ,  $t_{OD\overline{W}}$  ..... Output Disable Time






**TC55328P/J-17, TC55328P/J-20  
TC55328P/J-25, TC55328P/J-35**

OUTLINE DRAWINGS

Plastic SOJ (SOJ28 - P - 300)

UNIT in mm



**Note :** Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm

32,768 WORD × 9 BIT CMOS STATIC RAM


DESCRIPTION

The TC55329P/J is a 294,912 bit high-speed static random access memory organized as 32,768 words by 9 bits using CMOS technology, and operates from a single 5 volt supply. Toshiba's advanced CMOS circuitry provides high-speed characteristics. The TC55329P/J has low stand-by power using Chip Enables ( $\overline{CE1}/\overline{CE2}$ ), and has fast memory accesses using Output Enable ( $\overline{OE}$ ). The TC55329P/J is suitable for use as cache memory where high speed is required. All inputs and outputs are directly TTL compatible. The TC55329P/J is offered in standard 32 pin 300 mil DIP and SOJ packages for high density assembly.

FEATURES

- Fast access time:
  - TC55329P/J-17      17ns(MAX.)
  - TC55329P/J-20      20ns(MAX.)
  - TC55329P/J-25      25ns(MAX.)
  - TC55329P/J-35      35ns(MAX.)
- Low power dissipation
  - Operation: TC55329P/J-17      140mA(MAX.)
  - TC55329P/J-20      140mA(MAX.)
  - TC55329P/J-25      140mA(MAX.)
  - TC55329P/J-35      120mA(MAX.)
- Standby :                              1mA(MAX.)
- 5V single power supply :
  - 17                              : 5V±5%
  - 20 / 25 / 35                      : 5V±10%
- Fully static operation
- All Inputs and Outputs : TTL compatible
- Output buffer control :  $\overline{OE}$
- Package
  - 32 pin plastic 300 mil DIP : TC55329P
  - 32 pin plastic 300 mil SOJ : TC55329J


PIN CONNECTION



PIN NAMES

A0~A14	Address Inputs
I/O1~I/O9	Data Inputs/Outputs
$\overline{CE1}$ , $\overline{CE2}$	Chip Enable Inputs
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
V <sub>DD</sub>	Power (+ 5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



# TC55329P/J-17, TC55329P/J-20 TC55329P/J-25, TC55329P/J-35

## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.5~7.0	V
V <sub>IH</sub>	Input Voltage	-2.0~7.0	V
V <sub>IO</sub>	Input/Output Voltage	-0.5~V <sub>DD</sub> +0.5	V
P <sub>D</sub>	Power Dissipation	1.0	W
T <sub>solder</sub>	Soldering Temperature · Time	260 · 10	°C · sec
T <sub>strg</sub>	Storage Temperature	-65~150	°C
T <sub>opr</sub>	Operating Temperature	-10~85	°C

## DC RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = 0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	
V <sub>DD</sub>	Power Supply Voltage	-17	4.75	5.0	5.25	V
		-20/25/35	4.5	5.0	5.5	
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> +0.5	V	
V <sub>IL</sub>	Input Low Voltage	-0.5*	-	0.8	V	

\* -3V Pulse Width : 10ns

## DC and OPERATING CHARACTERISTICS (T<sub>a</sub> = 0~70°C, -17 : V<sub>DD</sub> = 5V ± 5%, -20/25/35 : V<sub>DD</sub> = 5V ± 10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0~V <sub>DD</sub>	-	-	±1	μA		
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4V	-4	-	-	mA		
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4V	8	-	-	mA		
I <sub>LO</sub>	Output Leakage Current	CE1 = V <sub>IH</sub> or CE2 = V <sub>IL</sub> or OE = V <sub>IH</sub> or WE = V <sub>IL</sub> V <sub>OUT</sub> = 0~V <sub>DD</sub>	-	-	±1	μA		
I <sub>DDO</sub>	Operating Current	tcycle = Min cycle CE1 = V <sub>IL</sub> and CE2 = V <sub>IH</sub> Other Input = V <sub>IH</sub> /V <sub>IL</sub>	V <sub>DD</sub> = 5.25V	-17	-	-	140	mA
			V <sub>DD</sub> = 5.5V	-20	-	-	140	
		V <sub>DD</sub> = 5.25V	-25	-	-	140		
		V <sub>DD</sub> = 5.5V	-35	-	-	120		
I <sub>DDs1</sub>	Standby Current	tcycle = Min cycle CE1 = V <sub>IH</sub> or CE2 = V <sub>IL</sub> Other Input = V <sub>IH</sub> /V <sub>IL</sub>	V <sub>DD</sub> = 5.25V	-17	-	-	20	mA
			V <sub>DD</sub> = 5.5V	-20	-	-	20	
		V <sub>DD</sub> = 5.25V	-25	-	-	20		
		V <sub>DD</sub> = 5.5V	-35	-	-	20		
I <sub>DDs2</sub>		CE1 = V <sub>DD</sub> - 0.2V or CE2 = 0.2V Other Input = V <sub>DD</sub> - 0.2V or 0.2V	-	-	1			

## CAPACITANCE (T<sub>a</sub> = 25°C, f = 1.0MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	8	pF

Note : This parameter is periodically sampled and is not 100% tested.

# TC55329P/J-17, TC55329P/J-20 TC55329P/J-25, TC55329P/J-35

## AC CHARACTERISTICS (Ta=0~70°C<sup>(1)</sup>, -17: V<sub>DD</sub>=5V±5%, -20/25/35: V<sub>DD</sub>=5V±10%)

### READ CYCLE

SYMBOL	PARAMETER	TC55329P/J-17		TC55329P/J-20		TC55329P/J-25		TC55329P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	17	-	20	-	25	-	35	-	ns
t <sub>ACC</sub>	Address Access Time	-	17	-	20	-	25	-	35	
t <sub>CO1</sub>	$\overline{CE1}$ Access Time	-	17	-	20	-	25	-	35	
t <sub>CO2</sub>	CE2 Access Time	-	17	-	20	-	25	-	35	
t <sub>OE</sub>	$\overline{OE}$ Access Time	-	9	-	10	-	12	-	15	
t <sub>OH</sub>	Output Data Hold Time from Address Change	5	-	5	-	5	-	5	-	
t <sub>COE</sub>	Output Enable Time from $\overline{CE1}$ or CE2	5	-	5	-	5	-	5	-	
t <sub>COD</sub>	Output Disable Time from $\overline{CE1}$ or CE2	-	10	-	10	-	10	-	15	
t <sub>OEE</sub>	Output Enable Time from $\overline{OE}$	0	-	0	-	0	-	0	-	
t <sub>ODO</sub>	Output Disable Time from $\overline{OE}$	-	8	-	8	-	10	-	15	
t <sub>PU</sub>	Chip Selection to Power Up Time	0	-	0	-	0	-	0	-	
t <sub>PD</sub>	Chip Deselection to Power Down Time	-	17	-	20	-	25	-	35	


### WRITE CYCLE

SYMBOL	PARAMETER	TC55329P/J-17		TC55329P/J-20		TC55329P/J-25		TC55329P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	17	-	20	-	25	-	35	-	ns
t <sub>CW</sub>	Chip Enable to End of Write	13	-	13	-	15	-	20	-	
t <sub>AS</sub>	Address Set Up Time	0	-	0	-	0	-	0	-	
t <sub>WP</sub>	Write Pulse Width	13	-	13	-	15	-	20	-	
t <sub>WR</sub>	Write Recovery Time	0	-	0	-	0	-	0	-	
t <sub>DS</sub>	Data Set Up Time	10	-	10	-	12	-	15	-	
t <sub>DH</sub>	Data Hold Time	0	-	0	-	0	-	0	-	
t <sub>OEW</sub>	Output Enable Time from $\overline{WE}$	0	-	0	-	0	-	0	-	
t <sub>ODW</sub>	Output Disable Time from $\overline{WE}$	-	8	-	8	-	10	-	15	

### AC TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.0V/0.8V
Output Load	Fig.1

Fig.1







**TC55329P/J-17, TC55329P/J-20  
TC55329P/J-25, TC55329P/J-35**

TIMING WAVEFORMS


READ CYCLE (2)




WRITE CYCLE1 (5) ( $\overline{WE}$  Controlled Write)



WRITE CYCLE 2<sup>(5)</sup> ( $\overline{CE1}$  Controlled Write)




WRITE CYCLE 3<sup>(5)</sup> ( $\overline{CE2}$  Controlled Write)



# TC55329P/J-17, TC55329P/J-20 TC55329P/J-25, TC55329P/J-35

- NOTE: 1. The operating temperature ( $T_a$ ) is guaranteed with transverse air flow exceeding 400 linear feet per minute.
2.  $\overline{WE}$  is High for Read Cycle.
3. Assuming that  $\overline{CE1}$  Low transition or CE2 High transition occurs coincident with or after  $\overline{WE}$  Low transition, Outputs remain in a high impedance state.
4. Assuming that  $\overline{CE1}$  High transition or CE2 Low transition occurs coincident with or prior to  $\overline{WE}$  High transition, Outputs remain in a high impedance state.
5. Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in a high impedance state during this period.
6. These parameters are specified as follows and measured by using the load shown in Fig.1.
- (A)  $t_{COE}$ ,  $t_{OEE}$ ,  $t_{OE\overline{W}}$  ..... Output Enable Time
- (B)  $t_{COD}$ ,  $t_{ODO}$ ,  $t_{OD\overline{W}}$  ..... Output Disable Time




# TC55329P/J-17, TC55329P/J-20 TC55329P/J-25, TC55329P/J-35

## OUTLINE DRAWINGS

Plastic DIP (DIP32-P-300)

UNIT in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

**TC55329P/J-17, TC55329P/J-20  
TC55329P/J-25, TC55329P/J-35**

OUTLINE DRAWINGS

Plastic SOJ (SOJ32 - P - 300)

UNIT in mm



Note : Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm

# BiCMOS High Speed Static RAM

---



8,192 WORD x 8 BIT BiCMOS STATIC RAM

PRELIMINARY


DESCRIPTION

The TC55B88P/J is a 65,536 bit high-speed static random access memory organized as 8,192 words by 8 bits using BiCMOS technology, and operates from a single 5 volt supply. Toshiba's advanced BiCMOS circuitry provides high-speed characteristics. The TC55B88P/J has low stand-by power using Chip Enables ( $\overline{CE1}/\overline{CE2}$ ), and has fast memory accesses using Output Enable ( $\overline{OE}$ ). The TC55B88P/J is suitable for use as cache memory where high speed is required. All inputs and outputs are directly TTL compatible. The TC55B88P/J is offered in standard 28 pin 300 mil DIP and SOJ packages for high density assembly.

FEATURES

- Fast access time :
  - TC55B88P/J-10      10ns (MAX.)
  - TC55B88P/J-12      12ns (MAX.)
- Low power dissipation :
  - Operation            135mA (MAX.)
  - Standby                10mA (MAX.)
- 5V single power supply :  $5V \pm 10\%$
- Fully static operation
- Directly TTL compatible: All Inputs and Outputs
- Output buffer control :  $\overline{OE}$
- Package :
  - 28 Pin plastic 300 mil DIP (TC55B88P)
  - 28 Pin plastic 300 mil SOJ (TC55B88J)


PIN CONNECTION



PIN NAMES

A0~A12	Address Inputs
I/O1~I/O8	Data Inputs/Outputs
$\overline{CE1}, \overline{CE2}$	Chip Enable Inputs
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
$V_{DD}$	Power (+ 5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM





# TC55B88P/J-10

# TC55B88P/J-12

## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.5~7.0	V
V <sub>IN</sub>	Input Voltage	-2.0~7.0	V
V <sub>OUT</sub>	Output Voltage	-0.5~V <sub>DD</sub> +0.5	V
P <sub>D</sub>	Power Dissipation	1.0	W
T <sub>solder</sub>	Soldering Temperature · Time	260 · 10	°C · sec
T <sub>strg</sub>	Storage Temperature	-65~150	°C
T <sub>opr</sub>	Operating Temperature	-10~85	°C

## DC RECOMMENDED OPERATING CONDITIONS (Ta = 0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> +0.5	V
V <sub>IL</sub>	Input Low Voltage	-0.5*	-	0.8	V

\* -3V Pulse Width : 10ns

## DC and OPERATING CHARACTERISTICS (Ta = 0~70°C, V<sub>DD</sub> = 5V ± 10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0~V <sub>DD</sub>	-	-	± 10	μA
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4V	-4	-	-	mA
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4V	8	-	-	mA
I <sub>LO</sub>	Output Leakage Current	$\overline{CE1} = V_{IH}$ or CE2 = V <sub>IL</sub> or $\overline{WE} = V_{IL}$ or $\overline{OE} = V_{IH}$ , V <sub>OUT</sub> = 0~V <sub>DD</sub>	-	-	± 10	μA
I <sub>DDO</sub>	Operating Current	V <sub>DD</sub> = 5.5V t <sub>cycle</sub> = Min cycle $\overline{CE1} = V_{IL}$ and CE2 = V <sub>IH</sub> Other Inputs = V <sub>IH</sub> /V <sub>IL</sub> I <sub>OUT</sub> = 0mA	-	-	135	mA
I <sub>DDs1</sub>	Standby Current	V <sub>DD</sub> = 5.5V $\overline{CE1} = V_{IH}$ or CE2 = V <sub>IL</sub> Other Inputs = V <sub>IH</sub> /V <sub>IL</sub>	-	-	30	mA
I <sub>DDs2</sub>		$\overline{CE1} = V_{DD} - 0.2V$ or CE2 = 0.2V Other Inputs = V <sub>DD</sub> - 0.2V or 0.2V	-	-	10	

## CAPACITANCE (Ta = 25°C, f = 1.0MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	7	pF

NOTE : This parameter is periodically sampled and is not 100% tested.

AC CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}^{(1)}$ ,  $V_{DD} = 5V \pm 10\%$ )

READ CYCLE

SYMBOL	PARAMETER	TC55B88P/J-10		TC55B88P/J-12		UNIT
		MIN.	MAX.	MIN.	MAX.	
$t_{RC}$	Read Cycle Time	10	-	12	-	ns
$t_{ACC}$	Address Access Time	-	10	-	12	
$t_{CO1}$	$\overline{CE1}$ Access Time	-	10	-	12	
$t_{CO2}$	CE2 Access Time	-	10	-	12	
$t_{OE}$	$\overline{OE}$ Access Time	-	6	-	7	
$t_{OH}$	Output Data Hold Time from Address Change	3	-	3	-	
$t_{COE}$	Output Enable Time from $\overline{CE1}$ or CE2	3	-	3	-	
$t_{COD}$	Output Disable Time from $\overline{CE1}$ or CE2	-	5	-	6	
$t_{OEE}$	Output Enable Time from $\overline{OE}$	1	-	1	-	
$t_{ODO}$	Output Disable Time from $\overline{OE}$	-	5	-	6	
$t_{PU}$	Chip Selection to Power Up Time	0	-	0	-	
$t_{PD}$	Chip Deselection to Power Down Time	-	10	-	12	


WRITE CYCLE

SYMBOL	PARAMETER	TC55B88P/J-10		TC55B88P/J-12		UNIT
		MIN.	MAX.	MIN.	MAX.	
$t_{WC}$	Write Cycle Time	10	-	12	-	ns
$t_{CW}$	Chip Enable to End of Write	7	-	8	-	
$t_{AS}$	Address Set Up Time	0	-	0	-	
$t_{AW}$	Address Valid to End of Write	7	-	8	-	
$t_{WP}$	Write Pulse Width	6	-	7	-	
$t_{WR}$	Write Recovery Time	1	-	1	-	
$t_{DS}$	Data Set Up Time	6	-	7	-	
$t_{DH}$	Data Hold Time	0	-	0	-	
$t_{OEW}$	Output Enable Time from $\overline{WE}$	1	-	1	-	
$t_{ODW}$	Output Disable Time from $\overline{WE}$	-	5	-	6	

AC TEST CONDITIONS


Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	1.5V
Output Timing Measurement Reference Levels	1.5V
Output Load	Fig. 1

Fig. 1




TIMING WAVEFORMS


READ CYCLE (2)




WRITE CYCLE 1 (5) ( $\overline{WE}$  Controlled Write)



WRITE CYCLE 2 (5) ( $\overline{CE1}$  Controlled Write)



WRITE CYCLE 3 (5) (CE2 Controlled Write)



# TC55B88P/J-10

# TC55B88P/J-12

NOTES: 1. The operating temperature ( $T_a$ ) is guaranteed with transverse air flow exceeding 400 linear feet per minute.

2.  $\overline{WE}$  is High for Read Cycle.

3. Assuming that  $\overline{CE1}$  Low transition or  $CE2$  High transition occurs coincident with or after  $\overline{WE}$  Low transition, Outputs remain in a high impedance state.

4. Assuming that  $\overline{CE1}$  High transition or  $CE2$  Low transition occurs coincident with or prior to  $\overline{WE}$  High transition, Outputs remain in a high impedance state.


5. Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in a high impedance state during this period.

6. These parameters are specified as follows and measured by using the load shown in Fig. 1.

Fig. 1.

(A)  $t_{COE}$ ,  $t_{OEE}$ ,  $t_{OE\overline{W}}$  ..... Output Enable Time


(B)  $t_{COD}$ ,  $t_{ODO}$ ,  $t_{OD\overline{W}}$  ..... Output Disable Time



OUTLINE DRAWINGS

Plastic DIP (DIP28-P-300B)

UNIT : mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

# TC55B88P/J-10 TC55B88P/J-12

## OUTLINE DRAWINGS

Plastic SOJ (SOJ28-P-300A)



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

16,384 WORD × 4 BIT BiCMOS STATIC RAM

**PRELIMINARY**


DESCRIPTION

The TC55B417P/J is a 65,536 bit high-speed static random access memory organized as 16,384 words by 4 bits using BiCMOS technology, and operates from a single 5 volt supply. Toshiba's advanced BiCMOS circuitry provides high-speed characteristics. The TC55B417P/J has low stand-by power using Chip Enable ( $\overline{CE}$ ), and has fast memory accesses using Output Enable ( $\overline{OE}$ ). The TC55B417P/J is suitable for use as cache memory where high speed is required. All inputs and outputs are directly TTL compatible. TC55B417P/J is offered in standard 24 pin 300 mil DIP and SOJ packages for high density assembly.

FEATURES

- Fast access time :
  - TC55B417P/J-10                    10ns (MAX.)
  - TC55B417P/J-12                    12ns (MAX.)
- Low power dissipation :
  - Operation                            120mA (MAX.)
  - Standby                                10mA (MAX.)
- 5V single power supply : 5V ± 10%
- Fully static operation
- Directly TTL compatible :
  - All Inputs and Outputs
- Output buffer control :  $\overline{OE}$
- Package :
  - 24 Pin plastic 300 mil DIP (TC55B417P)
  - 24 Pin plastic 300 mil SOJ (TC55B417J)


PIN CONNECTION



PIN NAMES

A0 ~ A13	Address Inputs
I/O1 ~ I/O4	Data Inputs / Outputs
$\overline{CE}$	Chip Enable Input
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
$V_{DD}$	Power (+ 5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM





# TC55B417P/J-10

# TC55B417P/J-12

## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	- 0.5~7.0	V
V <sub>IN</sub>	Input Voltage	- 2.0~7.0	V
V <sub>OUT</sub>	Output Voltage	- 0.5~V <sub>DD</sub> + 0.5	V
P <sub>D</sub>	Power Dissipation	850	mW
T <sub>solder</sub>	Soldering Temperature · Time	260 · 10	°C · sec
T <sub>strg</sub>	Storage Temperature	- 65~150	°C
T <sub>opr</sub>	Operating Temperature	- 10~85	°C

## DC RECOMMENDED OPERATING CONDITIONS (Ta = 0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> + 0.5	V
V <sub>IL</sub>	Input Low Voltage	- 0.5*	-	0.8	V

\* - 3V Pulse Width : 10ns

## DC and OPERATING CHARACTERISTICS (Ta = 0~70°C, V<sub>DD</sub> = 5V ± 10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0~V <sub>DD</sub>	-	-	± 10	μA
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4V	- 4	-	-	mA
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4V	8	-	-	mA
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IL}$ or $\overline{OE} = V_{IH}$ , V <sub>OUT</sub> = 0~V <sub>DD</sub>	-	-	± 10	μA
I <sub>DDO</sub>	Operating Current	V <sub>DD</sub> = 5.5V, t <sub>cycle</sub> = Min cycle, $\overline{CE} = V_{IL}$ I <sub>out</sub> = 0mA, Other Inputs = V <sub>IH</sub> /V <sub>IL</sub>	-	-	120	mA
I <sub>DDS1</sub>	Standby Current	V <sub>DD</sub> = 5.5V, $\overline{CE} = V_{IH}$ Other Inputs = V <sub>IH</sub> /V <sub>IL</sub>	-	-	30	mA
I <sub>DDS2</sub>		$\overline{CE} = V_{DD} - 0.2V$ Other Inputs = V <sub>DD</sub> - 0.2V or 0.2V	-	-	10	

## CAPACITANCE (Ta = 25°C, f = 1.0MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	7	pF

Note : This parameter is periodically sampled and is not 100% tested.

AC CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$  <sup>(4)</sup>,  $V_{DD} = 5V \pm 10\%$ )

READ CYCLE

SYMBOL	PARAMETER	TC55B417P/J - 10		TC55B417P/J - 12		UNIT
		MIN.	MAX.	MIN.	MAX.	
$t_{RC}$	Read Cycle Time	10	-	12	-	ns
$t_{ACC}$	Address Access Time	-	10	-	12	
$t_{CO}$	Chip Enable Access Time	-	10	-	12	
$t_{OE}$	Output Enable Access Time	-	6	-	7	
$t_{COE}$	Output Enable Time from $\overline{CE}$	3	-	3	-	
$t_{COD}$	Output Disable Time from $\overline{CE}$	-	5	-	6	
$t_{OEE}$	Output Enable Time from $\overline{OE}$	1	-	1	-	
$t_{ODO}$	Output Disable Time from $\overline{OE}$	-	5	-	6	
$t_{OH}$	Output Data Hold Time from Address Change	3	-	3	-	
$t_{PU}$	Chip Selection to Power Up Time	0	-	0	-	
$t_{PD}$	Chip Deselection to Power Down Time	-	10	-	12	


WRITE CYCLE

SYMBOL	PARAMETER	TC55B417P/J - 10		TC55B417P/J - 12		UNIT
		MIN.	MAX.	MIN.	MAX.	
$t_{WC}$	Write Cycle Time	10	-	12	-	ns
$t_{WP}$	Write Pulse Width	6	-	7	-	
$t_{AW}$	Address Valid to End of Write	7	-	8	-	
$t_{CW}$	Chip Enable to End of Write	7	-	8	-	
$t_{AS}$	Address Set Up Time	0	-	0	-	
$t_{WR}$	Write Recovery Time	1	-	1	-	
$t_{OEW}$	Output Enable Time from $\overline{WE}$	1	-	1	-	
$t_{ODW}$	Output Disable Time from $\overline{WE}$	-	5	-	6	
$t_{DS}$	Data Set Up Time	6	-	7	-	
$t_{DH}$	Data Hold Time	0	-	0	-	

AC TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	1.5V
Output Timing Measurement Reference Levels	1.5V
Output Load	Fig. 1

Fig. 1




# TC55B417P/J-10


# TC55B417P/J-12

## TIMING WAVEFORMS


READ CYCLE (1)



WRITE CYCLE 1 (5) ( $\overline{WE}$  Controlled Write)



WRITE CYCLE 2 (5) ( $\overline{CE}$  Controlled Write)






# TC55B417P/J-10 TC55B417P/J-12

## OUTLINE DRAWINGS

Plastic DIP (DIP24 - P - 300B)


Unit : mm



Note : Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

OUTLINE DRAWINGS

Plastic SOJ (SOJ24-P-300A)



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.



**TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.**  
**REGIONAL SALES OFFICES**

**NORTHWEST REGION**

1220 Midas Way  
Sunnyvale, CA 94086  
TEL: (408) 737-9844  
FAX: (408) 737-9905

**SOUTHWEST REGION**

15621 Redhill Ave.  
Suite 205  
Tustin, CA 92680  
TEL: (714) 259-0368  
FAX: (714) 259-9439

**CENTRAL REGION**

One Parkway North  
Suite 500  
Deerfield, IL 60015-2547  
TEL: (708) 945-1500  
FAX: (708) 945-1044  
TWX: 29-7131

**SOUTHCENTRAL REGION**

777 E. Campbell Road  
Suite 650  
Richardson, TX 75081  
TEL: (214) 480-0470  
FAX: (214) 235-4114

**EASTERN REGION**

25 Mall Road  
5th Floor  
Burlington, MA 01803  
TEL: (617) 272-4352  
FAX: (617) 272-3089  
TWX: 710-321-6730

**SOUTHEAST REGION**

Waterford Centre  
5555 Triangle Parkway  
Suite 300  
Norcross, GA 30092  
TEL: (404) 368-0203  
FAX: (404) 368-0075

**TOSHIBA**

MST-0101/4-90